{"id":"https://openalex.org/W4396529532","doi":"https://doi.org/10.1109/ddecs60919.2024.10508908","title":"QDI Binary Comparator Networks and their Application in Combinational Logic","display_name":"QDI Binary Comparator Networks and their Application in Combinational Logic","publication_year":2024,"publication_date":"2024-04-03","ids":{"openalex":"https://openalex.org/W4396529532","doi":"https://doi.org/10.1109/ddecs60919.2024.10508908"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs60919.2024.10508908","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/ddecs60919.2024.10508908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083725829","display_name":"Florian Huemer","orcid":"https://orcid.org/0000-0002-2776-7768"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Florian Huemer","raw_affiliation_strings":["Institute of Computer Engineering,TU Wien,Vienna,Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering,TU Wien,Vienna,Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083725829"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0744962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8229622840881348},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7384716868400574},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.6201387047767639},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6093970537185669},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4508036971092224},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4287929832935333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3141557574272156},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.21822035312652588},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2109607458114624},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10675466060638428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09819644689559937}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8229622840881348},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7384716868400574},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.6201387047767639},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6093970537185669},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4508036971092224},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4287929832935333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3141557574272156},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.21822035312652588},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2109607458114624},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10675466060638428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09819644689559937},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs60919.2024.10508908","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/ddecs60919.2024.10508908","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 27th International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W1481518119","https://openalex.org/W2052771421","https://openalex.org/W2780062369","https://openalex.org/W2926621696","https://openalex.org/W3088689705","https://openalex.org/W3093553787","https://openalex.org/W4231670955","https://openalex.org/W4256596352","https://openalex.org/W6780784885"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4238178324","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W3141297747","https://openalex.org/W2106889348","https://openalex.org/W2111485030","https://openalex.org/W4390345338","https://openalex.org/W96064250","https://openalex.org/W2884916459"],"abstract_inverted_index":{"Binary":[0],"comparator":[1],"networks":[2],"have":[3,97],"already":[4],"been":[5,98],"used":[6],"in":[7,55],"quasi":[8],"delay-insensitive":[9],"(QDI)":[10],"circuit":[11],"design":[12,77,93,120],"for":[13,36,44,110],"the":[14,67,85,90],"construction":[15,105],"of":[16,33,113],"completion":[17],"detectors.":[18],"This":[19],"paper":[20],"demonstrates":[21],"how":[22],"they":[23],"can":[24],"also":[25],"be":[26,53,64],"utilized":[27],"to":[28,116],"implement":[29],"a":[30,80],"wide":[31],"range":[32],"Boolean":[34],"functions":[35,114],"combinational":[37,42],"QDI":[38,45,119],"logic":[39,43],"blocks.":[40],"Designing":[41],"circuits":[46,69],"poses":[47],"several":[48],"challenges":[49],"because":[50],"data":[51],"must":[52,63],"processed":[54],"an":[56],"encoded":[57],"form":[58],"(usually":[59],"dual-rail)":[60],"and":[61,94],"it":[62],"ensured":[65],"that":[66,102],"resulting":[68,86],"do":[70],"not":[71],"contain":[72],"hazards":[73],"or":[74],"orphans.":[75],"These":[76],"constraints":[78],"impose":[79],"considerable":[81],"hardware":[82],"overhead":[83],"on":[84],"circuits.":[87],"Hence,":[88],"over":[89],"years":[91],"numerous":[92],"optimization":[95],"strategies":[96],"proposed.":[99],"We":[100],"show":[101],"our":[103],"comparator-network-based":[104],"approach":[106],"yields":[107],"promising":[108],"results":[109],"certain":[111],"types":[112],"compared":[115],"other":[117],"common":[118],"styles.":[121]},"counts_by_year":[],"updated_date":"2025-12-23T23:11:35.936235","created_date":"2025-10-10T00:00:00"}