{"id":"https://openalex.org/W4229449580","doi":"https://doi.org/10.1109/ddecs54261.2022.9770142","title":"Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters","display_name":"Equivalence Checking of System-Level and SPICE-Level Models of Linear Analog Filters","publication_year":2022,"publication_date":"2022-04-06","ids":{"openalex":"https://openalex.org/W4229449580","doi":"https://doi.org/10.1109/ddecs54261.2022.9770142"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs54261.2022.9770142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs54261.2022.9770142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024031894","display_name":"Kemal \u00c7a\u011flar Co\u015fkun","orcid":"https://orcid.org/0000-0002-3334-362X"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Kemal Caglar Coskun","raw_affiliation_strings":["University of Bremen,Institute of Computer Science,Bremen,Germany,28359"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen,Institute of Computer Science,Bremen,Germany,28359","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115044986","display_name":"Muhammad Hassan","orcid":"https://orcid.org/0000-0002-4217-3079"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Muhammad Hassan","raw_affiliation_strings":["DFKI GmbH,Cyber-Physical Systems,Bremen,Germany,28359"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"DFKI GmbH,Cyber-Physical Systems,Bremen,Germany,28359","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]},{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["University of Bremen,Institute of Computer Science,Bremen,Germany,28359","Cyber-Physical Systems, DFKI GmbH, Bremen, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Bremen,Institute of Computer Science,Bremen,Germany,28359","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.239,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7304186,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"160","last_page":"165"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8489983677864075},{"id":"https://openalex.org/keywords/signal-flow-graph","display_name":"Signal-flow graph","score":0.703507661819458},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.692399263381958},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5857404470443726},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4677182734012604},{"id":"https://openalex.org/keywords/formal-equivalence-checking","display_name":"Formal equivalence checking","score":0.45321813225746155},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.44757089018821716},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4409979283809662},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.42348435521125793},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41950953006744385},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3784761428833008},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3768233358860016},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35539400577545166},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20592424273490906},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.1861553192138672},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.18535664677619934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12104412913322449}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8489983677864075},{"id":"https://openalex.org/C166501922","wikidata":"https://www.wikidata.org/wiki/Q1786523","display_name":"Signal-flow graph","level":2,"score":0.703507661819458},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.692399263381958},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5857404470443726},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4677182734012604},{"id":"https://openalex.org/C96654402","wikidata":"https://www.wikidata.org/wiki/Q5469962","display_name":"Formal equivalence checking","level":3,"score":0.45321813225746155},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.44757089018821716},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4409979283809662},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.42348435521125793},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41950953006744385},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3784761428833008},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3768233358860016},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35539400577545166},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20592424273490906},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.1861553192138672},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.18535664677619934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12104412913322449},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs54261.2022.9770142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs54261.2022.9770142","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W28839159","https://openalex.org/W67485690","https://openalex.org/W77078696","https://openalex.org/W569769073","https://openalex.org/W592510808","https://openalex.org/W1946188349","https://openalex.org/W2010307518","https://openalex.org/W2028924344","https://openalex.org/W2116358561","https://openalex.org/W2139030761","https://openalex.org/W2157561706","https://openalex.org/W2634169402","https://openalex.org/W2768525153","https://openalex.org/W2779473634","https://openalex.org/W2793366120","https://openalex.org/W2799023737","https://openalex.org/W2801292404","https://openalex.org/W2945784709","https://openalex.org/W2981537073","https://openalex.org/W3046927439","https://openalex.org/W3128942930","https://openalex.org/W3186854691","https://openalex.org/W4205681621","https://openalex.org/W4242900738","https://openalex.org/W4245315491","https://openalex.org/W4246719277","https://openalex.org/W6674373003","https://openalex.org/W6683018154"],"related_works":["https://openalex.org/W1630910375","https://openalex.org/W4283699709","https://openalex.org/W2895905110","https://openalex.org/W3017420467","https://openalex.org/W2171786655","https://openalex.org/W2122228234","https://openalex.org/W1583809610","https://openalex.org/W4237705761","https://openalex.org/W2146537238","https://openalex.org/W202001815"],"abstract_inverted_index":{"Due":[0],"to":[1,35,51,80,85,97,141,161,166,183],"the":[2,14,45,52,61,125,139,142,146,154,163,167,173,176],"increasing":[3],"complexity":[4],"of":[5,26,54,63,77,106,127,175],"analog":[6,15,58,108],"circuits":[7,59],"and":[8,17,38,103,157],"their":[9],"integration":[10],"into":[11],"System-on-Chips":[12],"(SoC),":[13],"design":[16],"verification":[18],"industry":[19],"would":[20],"greatly":[21],"benefit":[22],"from":[23,138,153],"an":[24,121],"expansion":[25,53],"system-level":[27,55,66,78,102,169],"methodologies,":[28],"which":[29,132],"provide":[30],"speed":[31],"benefits":[32],"in":[33,65,69,124],"comparison":[34],"SPICE":[36],"simulations":[37],"allow":[39],"interoperability":[40],"with":[41,149],"digital":[42],"tools":[43,56],"at":[44],"system-level.":[46,143],"However,":[47],"a":[48,93,128,135],"key":[49],"barrier":[50],"for":[57],"is":[60],"lack":[62],"confidence":[64],"models":[67,79,83],"implemented":[68],"SystemC":[70],"AMS.":[71],"To":[72,116],"overcome":[73],"this,":[74,118],"functional":[75],"equivalence":[76,100],"respective":[81],"SPICE-level":[82,104,140,155],"needs":[84],"be":[86],"demonstrated.":[87],"In":[88],"this":[89],"paper,":[90],"we":[91,119],"develop":[92],"novel,":[94],"graph-based":[95],"methodology":[96,178],"formally":[98],"check":[99],"between":[101],"representations":[105],"linear":[107,150],"filter":[109],"circuits,":[110],"such":[111],"as":[112,134],"Low-Pass":[113],"Filters":[114],"(LPF).":[115],"do":[117],"propose":[120],"intermediate":[122,147,164],"representation":[123,148,165],"form":[126],"Signal-flow":[129],"Graph":[130],"(SFG),":[131],"acts":[133],"mapping":[136],"function":[137],"We":[144,171],"create":[145],"graph":[151,159],"modeling":[152],"model":[156],"use":[158],"manipulation":[160],"transform":[162],"equivalent":[168],"model.":[170],"demonstrate":[172],"applicability":[174],"proposed":[177],"by":[179],"successfully":[180],"applying":[181],"it":[182],"two":[184],"example":[185],"filters.":[186]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}