{"id":"https://openalex.org/W3160346666","doi":"https://doi.org/10.1109/ddecs52668.2021.9417060","title":"High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories","display_name":"High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3160346666","doi":"https://doi.org/10.1109/ddecs52668.2021.9417060","mag":"3160346666"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs52668.2021.9417060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028159827","display_name":"Michal Ors\u00e1k","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Michal Orsak","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","Faculty of Information Technology, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, Czech Republic","institution_ids":["https://openalex.org/I60587646"]},{"raw_affiliation_string":"Faculty of Information Technology, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112638441","display_name":"Tom\u00e1\u0161 Bene\u0161","orcid":null},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Tomas Benes","raw_affiliation_strings":["CESNET, a.l.e, Prague, Czech Republic","Faculty of Information Technology, Czech Technical University, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET, a.l.e, Prague, Czech Republic","institution_ids":["https://openalex.org/I54634078"]},{"raw_affiliation_string":"Faculty of Information Technology, Czech Technical University, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028159827"],"corresponding_institution_ids":["https://openalex.org/I44504214","https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.6908,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64878511,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"151","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9692999720573425,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8652574419975281},{"id":"https://openalex.org/keywords/deep-packet-inspection","display_name":"Deep packet inspection","score":0.635980486869812},{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.6200645565986633},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5422157049179077},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5053951740264893},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.475172221660614},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.4649912714958191},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.3822157680988312},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3671630620956421},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.35955387353897095},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3432179093360901},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27296513319015503},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.24616187810897827},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.1364988386631012}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8652574419975281},{"id":"https://openalex.org/C204679922","wikidata":"https://www.wikidata.org/wiki/Q734252","display_name":"Deep packet inspection","level":3,"score":0.635980486869812},{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.6200645565986633},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5422157049179077},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5053951740264893},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.475172221660614},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.4649912714958191},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.3822157680988312},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3671630620956421},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.35955387353897095},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3432179093360901},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27296513319015503},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.24616187810897827},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.1364988386631012}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs52668.2021.9417060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5699999928474426,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320315323","display_name":"Technology Agency of the Czech Republic","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W637957720","https://openalex.org/W1534283722","https://openalex.org/W1974826111","https://openalex.org/W1975959118","https://openalex.org/W2022106793","https://openalex.org/W2022881929","https://openalex.org/W2083133254","https://openalex.org/W2090813717","https://openalex.org/W2102778622","https://openalex.org/W2129424879","https://openalex.org/W2150702922","https://openalex.org/W2151553380","https://openalex.org/W2160615184","https://openalex.org/W2164905748","https://openalex.org/W2170400499","https://openalex.org/W2170694613","https://openalex.org/W2584636165","https://openalex.org/W2613694343","https://openalex.org/W2744688574","https://openalex.org/W2782697230","https://openalex.org/W2798534715","https://openalex.org/W2903538278","https://openalex.org/W2912601938","https://openalex.org/W3142489993","https://openalex.org/W4243943037","https://openalex.org/W6643891820","https://openalex.org/W6750782330","https://openalex.org/W6756512173"],"related_works":["https://openalex.org/W2042324064","https://openalex.org/W3142755774","https://openalex.org/W33745165","https://openalex.org/W319659041","https://openalex.org/W3007237867","https://openalex.org/W2798975158","https://openalex.org/W2188070176","https://openalex.org/W2133809273","https://openalex.org/W1911423491","https://openalex.org/W2375872157"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,46,60,82,119,135,172,216,221],"modular":[3],"out-of-order":[4,66],"architecture":[5,11,44,109,139,200],"for":[6,102,112,130],"stateful":[7],"packet":[8],"classification.":[9],"The":[10,28,75,108],"uses":[12,64,180],"DDR4":[13,196,208],"SDRAM":[14],"memory":[15,29,57,122],"to":[16,23,51,68,97,151,209],"store":[17],"rules":[18,146],"and":[19,48,63,85,105,118,159],"their":[20],"state":[21],"information":[22],"support":[24],"millions":[25],"of":[26,40,171,220],"rules.":[27],"access":[30],"pattern":[31],"generated":[32],"by":[33],"network":[34,116],"traffic":[35,117,149],"significantly":[36],"degrades":[37],"the":[38,41,56,70,98,113,131,165,169,188],"performance":[39,94],"DDR4.":[42],"Our":[43,198],"contains":[45],"cache":[47,185],"aggregation":[49],"queues":[50],"negate":[52],"this":[53],"effect.":[54],"Additionally,":[55],"subsystem":[58],"supports":[59],"read":[61],"cancellation":[62],"an":[65,128],"pipeline":[67],"maximize":[69],"main":[71],"memory's":[72],"effectiveness":[73],"further.":[74],"rule":[76,103,106],"set":[77],"update":[78,104],"is":[79,110],"implemented":[80],"as":[81,127],"non-blocking":[83],"operation":[84],"can":[86,147],"be":[87],"interleaved":[88],"with":[89,141,168,207],"lookup":[90],"operations":[91],"without":[92],"any":[93],"decrease,":[95],"leading":[96],"same":[99],"execution":[100],"time":[101],"lookup.":[107],"optimized":[111],"modern":[114],"datacenter's":[115],"small":[120],"on-chip":[121],"footprint,":[123],"making":[124],"it":[125],"suitable":[126],"accelerator":[129],"Open":[132],"vSwitch.":[133],"As":[134],"result,":[136],"our":[137],"novel":[138],"configured":[140],"1":[142],"million":[143],"exact":[144],"match":[145],"process":[148,210],"up":[150],"202":[152],"Gbit/s":[153,161,212],"(300":[154],"Mp/s)":[155,163],"in":[156,164,215],"average":[157],"case":[158,167],"51":[160],"(76":[162],"worst":[166],"use":[170],"common":[173],"dual-channel":[174],"64":[175],"bit":[176],"DDR4-2666":[177],"MHz.":[178],"It":[179],"fewer":[181],"FPGA":[182,203],"resources":[183],"(excluding":[184],"memory)":[186],"than":[187],"well-known":[189],"de":[190],"facto":[191],"industry":[192],"standard":[193],"Xilinx":[194],"MIG":[195],"controllers.":[197],"proposed":[199],"enables":[201],"commodity":[202],"cards":[204],"commonly":[205],"equipped":[206],"100":[211],"which":[213],"results":[214],"significant":[217],"cost":[218],"reduction":[219],"100G":[222],"SmartNICs.":[223]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}