{"id":"https://openalex.org/W3163196380","doi":"https://doi.org/10.1109/ddecs52668.2021.9417058","title":"Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition","display_name":"Logic Resynthesis of Majority-Based Circuits by Top-Down Decomposition","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3163196380","doi":"https://doi.org/10.1109/ddecs52668.2021.9417058","mag":"3163196380"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs52668.2021.9417058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/285458","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051617290","display_name":"Siang-Yun Lee","orcid":"https://orcid.org/0000-0001-5907-2314"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Siang-Yun Lee","raw_affiliation_strings":["Integrated Systems Lab, EPFL,Lausanne,Switzerland","Integrated Systems Lab, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011120024","display_name":"Heinz Riener","orcid":"https://orcid.org/0000-0003-1527-7160"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Heinz Riener","raw_affiliation_strings":["Integrated Systems Lab, EPFL,Lausanne,Switzerland","Integrated Systems Lab, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Lab, EPFL,Lausanne,Switzerland","Integrated Systems Lab, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5051617290"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.5919,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.70846876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"105","last_page":"110"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6501866579055786},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6499486565589905},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6237865090370178},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.6091023683547974},{"id":"https://openalex.org/keywords/functional-decomposition","display_name":"Functional decomposition","score":0.5581061244010925},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5453282594680786},{"id":"https://openalex.org/keywords/decomposition","display_name":"Decomposition","score":0.5207424163818359},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.51178377866745},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.5069608688354492},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5004127025604248},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4984018802642822},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46685534715652466},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4554164409637451},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4316922724246979},{"id":"https://openalex.org/keywords/dependency","display_name":"Dependency (UML)","score":0.4246366024017334},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.41524267196655273},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41339921951293945},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3101009726524353},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08603286743164062}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6501866579055786},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6499486565589905},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6237865090370178},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.6091023683547974},{"id":"https://openalex.org/C12145135","wikidata":"https://www.wikidata.org/wiki/Q5215396","display_name":"Functional decomposition","level":2,"score":0.5581061244010925},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5453282594680786},{"id":"https://openalex.org/C124681953","wikidata":"https://www.wikidata.org/wiki/Q339062","display_name":"Decomposition","level":2,"score":0.5207424163818359},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.51178377866745},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.5069608688354492},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5004127025604248},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4984018802642822},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46685534715652466},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4554164409637451},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4316922724246979},{"id":"https://openalex.org/C19768560","wikidata":"https://www.wikidata.org/wiki/Q320727","display_name":"Dependency (UML)","level":2,"score":0.4246366024017334},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.41524267196655273},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41339921951293945},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3101009726524353},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08603286743164062},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs52668.2021.9417058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:285458","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/285458","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:285458","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/285458","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W1776822698","https://openalex.org/W1967845326","https://openalex.org/W1976924286","https://openalex.org/W1993932586","https://openalex.org/W2021709993","https://openalex.org/W2061055380","https://openalex.org/W2093913419","https://openalex.org/W2100921984","https://openalex.org/W2159034123","https://openalex.org/W2242458479","https://openalex.org/W2243301874","https://openalex.org/W2535844537","https://openalex.org/W2588450655","https://openalex.org/W2791509505","https://openalex.org/W2800719180","https://openalex.org/W2906525761","https://openalex.org/W2945528538","https://openalex.org/W2970034100","https://openalex.org/W3104582304","https://openalex.org/W3128216059","https://openalex.org/W3148005990","https://openalex.org/W4238447514","https://openalex.org/W4299487805","https://openalex.org/W6601412428","https://openalex.org/W6690302409","https://openalex.org/W6750853391","https://openalex.org/W6757548534","https://openalex.org/W6767874552"],"related_works":["https://openalex.org/W2386022279","https://openalex.org/W2113700423","https://openalex.org/W3129977055","https://openalex.org/W2108229542","https://openalex.org/W3148292035","https://openalex.org/W1966764473","https://openalex.org/W2370649629","https://openalex.org/W2362510906","https://openalex.org/W1984491986","https://openalex.org/W2146663621"],"abstract_inverted_index":{"Logic":[0],"resynthesis":[1,31,62,101],"is":[2,36,72,81,88],"the":[3,39,48,56,82,89,95,100,112,123,134,147],"problem":[4],"of":[5,18,22,32,51,84,91],"finding":[6],"a":[7,12,19,66,107],"dependency":[8,96],"function":[9,15],"to":[10,47,74,122,139],"re-express":[11],"given":[13,20],"Boolean":[14],"in":[16,42,94,106],"terms":[17],"set":[21],"divisor":[23],"functions.":[24],"In":[25],"this":[26],"paper,":[27],"we":[28,64],"study":[29],"logic":[30,44],"majority-based":[33],"circuits,":[34],"which":[35],"motivated":[37],"by":[38,103,145],"increasing":[40],"interest":[41],"majority":[43,61,92],"optimization":[45],"due":[46],"recent":[49],"development":[50],"beyond-CMOS":[52],"technologies.":[53],"To":[54],"meet":[55],"need":[57],"for":[58],"an":[59],"efficient":[60],"heuristic,":[63],"propose":[65],"top-down":[67],"decomposition":[68,136],"algorithm,":[69],"whose":[70,127],"complexity":[71,128],"linear":[73],"both":[75],"n":[76,80],"and":[77,86],"m,":[78,132,150],"where":[79],"number":[83,90],"divisors":[85],"m":[87],"operations":[93],"function.":[97],"We":[98],"evaluate":[99],"algorithms":[102],"using":[104,133],"them":[105],"resubstitution":[108],"run":[109],"applied":[110],"on":[111,149],"EPFL":[113],"benchmark":[114],"suite.":[115],"The":[116],"experimental":[117],"results":[118],"show":[119],"that,":[120],"comparing":[121],"state-of-the-art":[124],"enumeration":[125],"algorithm":[126],"grows":[129],"exponentially":[130],"with":[131],"proposed":[135],"Algorithm":[137],"leads":[138],"1.5%":[140],"more":[141],"circuit":[142],"size":[143],"reduction":[144],"lifting":[146],"limitation":[148],"within":[151],"comparable":[152],"runtime.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}