{"id":"https://openalex.org/W3161417476","doi":"https://doi.org/10.1109/ddecs52668.2021.9417054","title":"Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array","display_name":"Test and Verification Environment and Methodology for Vernier Time-to-Digital Converter Pixel Array","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3161417476","doi":"https://doi.org/10.1109/ddecs52668.2021.9417054","mag":"3161417476"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs52668.2021.9417054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077764422","display_name":"\u0141ukasz A. Kad\u0142ubowski","orcid":"https://orcid.org/0000-0001-7973-8021"},"institutions":[{"id":"https://openalex.org/I686019","display_name":"AGH University of Krakow","ror":"https://ror.org/00bas1c41","country_code":"PL","type":"education","lineage":["https://openalex.org/I686019"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Lukasz A. Kadlubowski","raw_affiliation_strings":["Department of Measurement and Electronics al. A. Mickiewicza 30, Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering, AGH University of Science and Technology, Krakow, Poland"],"affiliations":[{"raw_affiliation_string":"Department of Measurement and Electronics al. A. Mickiewicza 30, Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering, AGH University of Science and Technology, Krakow, Poland","institution_ids":["https://openalex.org/I686019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081992816","display_name":"Piotr Kmon","orcid":"https://orcid.org/0000-0002-2588-6763"},"institutions":[{"id":"https://openalex.org/I686019","display_name":"AGH University of Krakow","ror":"https://ror.org/00bas1c41","country_code":"PL","type":"education","lineage":["https://openalex.org/I686019"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Piotr Kmon","raw_affiliation_strings":["Department of Measurement and Electronics al. A. Mickiewicza 30, Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering, AGH University of Science and Technology, Krakow, Poland"],"affiliations":[{"raw_affiliation_string":"Department of Measurement and Electronics al. A. Mickiewicza 30, Faculty of Electrical Engineering, Automatics, Computer Science and Biomedical Engineering, AGH University of Science and Technology, Krakow, Poland","institution_ids":["https://openalex.org/I686019"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5077764422"],"corresponding_institution_ids":["https://openalex.org/I686019"],"apc_list":null,"apc_paid":null,"fwci":0.504,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.867409,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"137","last_page":"140"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11044","display_name":"Particle Detector Development and Performance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/3106","display_name":"Nuclear and High Energy Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8217964172363281},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.7723122239112854},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5988484025001526},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5822778940200806},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.4646235406398773},{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.43580445647239685},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4115544855594635},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37775832414627075},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33764785528182983},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3130665123462677},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24330991506576538},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2175634205341339},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2172825038433075},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.1603129804134369}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8217964172363281},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.7723122239112854},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5988484025001526},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5822778940200806},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.4646235406398773},{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.43580445647239685},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4115544855594635},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37775832414627075},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33764785528182983},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3130665123462677},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24330991506576538},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2175634205341339},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2172825038433075},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.1603129804134369},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C58640448","wikidata":"https://www.wikidata.org/wiki/Q42515","display_name":"Cartography","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs52668.2021.9417054","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417054","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1596523797","https://openalex.org/W1965655902","https://openalex.org/W2054448379","https://openalex.org/W2132543899","https://openalex.org/W2737293361","https://openalex.org/W2757337418","https://openalex.org/W2790998557","https://openalex.org/W2936402965","https://openalex.org/W3005492995","https://openalex.org/W3005958012","https://openalex.org/W4252251132"],"related_works":["https://openalex.org/W3120172095","https://openalex.org/W2153955347","https://openalex.org/W2973188911","https://openalex.org/W2186661092","https://openalex.org/W2539499348","https://openalex.org/W2112298791","https://openalex.org/W2172352763","https://openalex.org/W2113539181","https://openalex.org/W2129875767","https://openalex.org/W2097938943"],"abstract_inverted_index":{"The":[0,50,111],"goal":[1],"of":[2,17,33,61,94],"building":[3],"a":[4,80],"system":[5,35],"for":[6,27,122],"precise":[7],"time":[8],"measurement":[9],"in":[10,53],"pixel":[11],"radiation":[12],"detectors":[13],"motivates":[14],"the":[15,34,59,71,75],"development":[16],"flexible":[18],"design":[19,76,96,127],"and":[20,38,64,91,118,128],"verification":[21,45,129],"environment.":[22],"It":[23],"should":[24,39,119],"be":[25,40,86,120],"suitable":[26,121],"quick":[28],"simulations":[29],"when":[30],"individual":[31],"elements":[32],"are":[36,98],"developed":[37],"scalable":[41],"so":[42],"that":[43],"systemlevel":[44],"is":[46,56,79,130],"possible":[47],"as":[48,100],"well.":[49],"approach":[51,113],"presented":[52,112],"this":[54],"paper":[55],"to":[57,70],"utilize":[58],"power":[60],"SystemVerilog":[62],"language":[63],"apply":[65],"basic":[66],"Object-Oriented":[67],"Programming":[68],"concepts":[69],"test":[72,78],"program.":[73],"Since":[74],"under":[77],"full-custom":[81],"mixed-signal":[82],"design,":[83],"it":[84],"must":[85],"simulated":[87],"with":[88],"AMS":[89],"simulator":[90],"various":[92],"features":[93],"analog":[95],"environment":[97],"used":[99],"well":[101],"(Monte":[102],"Carlo":[103],"analysis,":[104,106],"corner":[105],"schematic":[107],"capture":[108],"GUI-related":[109],"functions).":[110],"combines":[114],"these":[115],"two":[116],"worlds":[117],"small":[123],"academia":[124],"projects,":[125],"where":[126],"seldom":[131],"done":[132],"by":[133],"separate":[134],"teams.":[135]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
