{"id":"https://openalex.org/W3160934116","doi":"https://doi.org/10.1109/ddecs52668.2021.9417048","title":"Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures","display_name":"Accelerated Analysis of Simulation Dumps through Parallelization on Multicore Architectures","publication_year":2021,"publication_date":"2021-04-07","ids":{"openalex":"https://openalex.org/W3160934116","doi":"https://doi.org/10.1109/ddecs52668.2021.9417048","mag":"3160934116"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs52668.2021.9417048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024226992","display_name":"D. Appello","orcid":"https://orcid.org/0000-0001-8178-2785"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Appello","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032411827","display_name":"Andrea Calabrese","orcid":"https://orcid.org/0000-0002-8854-8171"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Calabrese","raw_affiliation_strings":["Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030928390","display_name":"Stefano Littardi","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Littardi","raw_affiliation_strings":["Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074023126","display_name":"Giorgio Pollaccia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Pollaccia","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023997315","display_name":"Stefano Quer","orcid":"https://orcid.org/0000-0001-6835-8277"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Quer","raw_affiliation_strings":["Politecnico di Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043908290","display_name":"Vincenzo Tancorre","orcid":"https://orcid.org/0000-0001-7959-0784"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Tancorre","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091628822","display_name":"R. Ugioli","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"R. Ugioli","raw_affiliation_strings":["STMicroelectronics, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5024226992"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.8022,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.71199893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7937579154968262},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7342672944068909},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5064562559127808},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.44946011900901794},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4354557991027832},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4309568405151367},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33564382791519165},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3280617296695709},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1303001046180725}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7937579154968262},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7342672944068909},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5064562559127808},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.44946011900901794},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4354557991027832},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4309568405151367},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33564382791519165},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3280617296695709},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1303001046180725},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs52668.2021.9417048","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs52668.2021.9417048","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 24th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2023029368","https://openalex.org/W2158212325","https://openalex.org/W2613613142","https://openalex.org/W3142218480"],"related_works":["https://openalex.org/W2389214306","https://openalex.org/W2131958170","https://openalex.org/W2061122711","https://openalex.org/W2965083567","https://openalex.org/W2273754158","https://openalex.org/W4235240664","https://openalex.org/W4247954915","https://openalex.org/W1838576100","https://openalex.org/W2264746079","https://openalex.org/W1987160526"],"abstract_inverted_index":{"With":[0],"the":[1,11,32,45,49,55,65,90,128,133,137],"explosion":[2],"of":[3,8,13,34,84,121,165,177,180],"off-the-shelf":[4],"SoCs":[5],"in":[6,124,170],"terms":[7],"size":[9],"and":[10,22,109,136,154,190],"advent":[12],"novel":[14],"techniques":[15,148],"related":[16,98],"to":[17,30,78,140],"failure":[18],"modes,":[19],"commercial":[20,106],"ATPG":[21,110],"fault":[23,107],"simulation":[24,46,80,163],"engines":[25],"can":[26,161],"often":[27],"be":[28,102],"insufficient":[29],"measure":[31],"coverage":[33],"very":[35,73],"specific":[36],"metrics.":[37],"In":[38,62],"these":[39],"cases,":[40],"many":[41],"researchers":[42],"firstly":[43],"store":[44],"trace":[47],"during":[48,58],"analysis":[50,120],"phase.":[51],"Then,":[52],"they":[53],"collect":[54],"desired":[56],"statistics":[57],"a":[59,72,118,186],"post-processing":[60,119],"step.":[61],"this":[63,85,158],"framework,":[64],"so-called":[66],"Value":[67],"Change":[68],"Dump":[69],"(VCD)":[70],"is":[71,87],"commonly":[74],"used":[75],"file":[76],"format":[77],"record":[79],"traces.":[81],"The":[82],"target":[83],"paper":[86],"twofold.":[88],"From":[89,127],"one":[91,173],"hand,":[92,130],"we":[93,131,160],"illustrate":[94],"some":[95],"Burn-In":[96],"(BI)":[97],"metrics":[99,113],"which":[100],"cannot":[101],"evaluated":[103],"by":[104,145],"current":[105],"simulators":[108],"engines.":[111],"These":[112],"are":[114],"indeed":[115],"based":[116],"on":[117],"memory":[122,138],"dumps":[123,164],"VCD":[125,143],"format.":[126],"other":[129],"mitigate":[132],"evaluation":[134],"time":[135],"required":[139],"analyze":[141,162],"huge":[142],"files":[144],"exploiting":[146],"optimization":[147],"coming":[149],"from":[150],"modern":[151],"programming":[152],"features":[153],"smart":[155],"parallelization.":[156],"Adopting":[157],"strategy,":[159],"more":[166],"than":[167,172],"250":[168],"GBytes":[169],"less":[171],"hour,":[174],"showing":[175],"improvements":[176],"two":[178],"orders":[179],"magnitude":[181],"over":[182],"previous":[183],"tools,":[184],"with":[185],"consequent":[187],"higher":[188],"scalability":[189],"testability":[191],"power.":[192]},"counts_by_year":[{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}