{"id":"https://openalex.org/W3028401437","doi":"https://doi.org/10.1109/ddecs50862.2020.9095717","title":"On the test of single via related defects in digital VLSI designs","display_name":"On the test of single via related defects in digital VLSI designs","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3028401437","doi":"https://doi.org/10.1109/ddecs50862.2020.9095717","mag":"3028401437"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs50862.2020.9095717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044194118","display_name":"Nunzio Mirabella","orcid":"https://orcid.org/0000-0003-2315-2552"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Nunzio Mirabella","raw_affiliation_strings":["AMS R&D STMicroelectronics s.r.l., Catania, Italy"],"affiliations":[{"raw_affiliation_string":"AMS R&D STMicroelectronics s.r.l., Catania, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060319627","display_name":"Maurizio Ricci","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Ricci","raw_affiliation_strings":["AMS Data Storage & Custom PMICs STMicroelectronics s.r.l., Cornaredo (MI), Italy"],"affiliations":[{"raw_affiliation_string":"AMS Data Storage & Custom PMICs STMicroelectronics s.r.l., Cornaredo (MI), Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michelangelo Grosso","raw_affiliation_strings":["AMS R&D STMicroelectronics s.r.l., Torino, Italy"],"affiliations":[{"raw_affiliation_string":"AMS R&D STMicroelectronics s.r.l., Torino, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044194118"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":0.6931,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.65897213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.8822377920150757},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.750930666923523},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7081457376480103},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6372100114822388},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5393320322036743},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5269539952278137},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47693365812301636},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.47449326515197754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39751580357551575},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3392074406147003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23663610219955444},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09993851184844971},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.09343457221984863}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.8822377920150757},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.750930666923523},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7081457376480103},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6372100114822388},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5393320322036743},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5269539952278137},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47693365812301636},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.47449326515197754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39751580357551575},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3392074406147003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23663610219955444},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09993851184844971},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.09343457221984863},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs50862.2020.9095717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6200000047683716,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1520159937","https://openalex.org/W1579373034","https://openalex.org/W1595368737","https://openalex.org/W1735018384","https://openalex.org/W1991398325","https://openalex.org/W2042318674","https://openalex.org/W2106513433","https://openalex.org/W2120480871","https://openalex.org/W2120956034","https://openalex.org/W2129212061","https://openalex.org/W2137041591","https://openalex.org/W2140996753","https://openalex.org/W2162464888","https://openalex.org/W2172141191","https://openalex.org/W2537639283","https://openalex.org/W2991965607","https://openalex.org/W4243949716","https://openalex.org/W6634368208","https://openalex.org/W6635424516","https://openalex.org/W6683803108"],"related_works":["https://openalex.org/W1573321145","https://openalex.org/W4246351405","https://openalex.org/W2078862364","https://openalex.org/W2121129272","https://openalex.org/W2048044560","https://openalex.org/W2088294739","https://openalex.org/W1988896275","https://openalex.org/W2026259318","https://openalex.org/W1970762549","https://openalex.org/W2183741735"],"abstract_inverted_index":{"Vias":[0],"are":[1,91],"critical":[2],"for":[3,23,47,59,67,86],"digital":[4,63],"circuit":[5],"manufacturing,":[6],"as":[7],"they":[8],"represent":[9],"a":[10,15,30,75],"common":[11],"defect":[12],"location,":[13],"and":[14,50,66,72,83],"general":[16],"DfM":[17],"rule":[18],"suggests":[19],"replicating":[20],"every":[21],"instance":[22],"redundancy.":[24],"When":[25],"this":[26],"is":[27,33],"not":[28],"achievable,":[29],"mandatory":[31],"requirement":[32],"that":[34],"the":[35],"remaining":[36],"single":[37],"vias":[38],"must":[39],"be":[40],"tested.":[41],"We":[42],"propose":[43],"an":[44,87],"automated":[45],"method":[46],"generating":[48],"tests":[49],"accurately":[51],"evaluating":[52],"test":[53],"coverage":[54],"of":[55],"such":[56],"defects,":[57],"ready":[58],"use":[60],"in":[61],"any":[62],"implementation":[64,82],"flow":[65],"integration":[68],"within":[69],"EDA":[70],"tools,":[71],"also":[73],"providing":[74],"useful":[76],"quality":[77],"metric.":[78],"A":[79],"prototype":[80],"tool":[81],"experimental":[84],"results":[85],"industrial":[88],"case":[89],"study":[90],"presented.":[92]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}