{"id":"https://openalex.org/W3026699014","doi":"https://doi.org/10.1109/ddecs50862.2020.9095614","title":"DiBA: n-Dimensional Bitslice Architecture for LSTM Implementation","display_name":"DiBA: n-Dimensional Bitslice Architecture for LSTM Implementation","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3026699014","doi":"https://doi.org/10.1109/ddecs50862.2020.9095614","mag":"3026699014"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs50862.2020.9095614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057656326","display_name":"Mahboobe Sadeghipour Roodsari","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Mahboobe Sadeghipour Roodsari","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062016890","display_name":"Mohamad Ali Saber","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mohamad Ali Saber","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5057656326"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.5302,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71961577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10201","display_name":"Speech Recognition and Synthesis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10201","display_name":"Speech Recognition and Synthesis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11309","display_name":"Music and Audio Processing","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9210283756256104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8457913398742676},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8202667236328125},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8112567067146301},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5780511498451233},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.5464296936988831},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.530831515789032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.488238126039505},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47373664379119873},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.341185599565506}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9210283756256104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8457913398742676},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8202667236328125},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8112567067146301},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5780511498451233},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.5464296936988831},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.530831515789032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.488238126039505},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47373664379119873},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.341185599565506},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C43617362","wikidata":"https://www.wikidata.org/wiki/Q170050","display_name":"Chromatography","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs50862.2020.9095614","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095614","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2064675550","https://openalex.org/W2327501763","https://openalex.org/W2585720638","https://openalex.org/W2588448445","https://openalex.org/W2757698722","https://openalex.org/W2788838111","https://openalex.org/W2891504940","https://openalex.org/W2898970087","https://openalex.org/W2904773682","https://openalex.org/W2915106038","https://openalex.org/W2962820060","https://openalex.org/W2986441544","https://openalex.org/W6769960585"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2153719181","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W1971748923","https://openalex.org/W2015457513"],"abstract_inverted_index":{"A":[0],"hardware":[1,115],"architecture":[2,125],"for":[3,60,131,150],"the":[4,15,19,35,41,48,50,66,97,111,114,151],"implementation":[5,143],"of":[6,18,25,31,43,52,77,103,113],"LSTM":[7,27,135,152],"neural":[8],"networks":[9],"that":[10,38,126,144,170,179],"can":[11,127],"be":[12],"sized":[13],"to":[14,56,71,100],"specific":[16],"size":[17],"problem":[20,67],"is":[21,54,157,182],"proposed":[22],"here.":[23],"Implementation":[24],"an":[26,61,90,141,146],"application":[28],"requires":[29],"iteration":[30],"multiplications,":[32],"additions,":[33],"and":[34,184],"activation":[36],"functions":[37],"operate":[39,108],"on":[40,65],"stream":[42],"data":[44],"inputs.":[45],"To":[46],"handle":[47],"iterations,":[49],"concept":[51],"bitslicing":[53],"done":[55],"cascade":[57],"enough":[58],"slices":[59,86,102],"optimum":[62],"performance":[63],"depending":[64],"size.":[68],"In":[69,174],"order":[70],"avoid":[72],"a":[73,94,117,129,132],"large":[74,83],"linear":[75],"array":[76],"MAC":[78],"slices,":[79],"which":[80,106],"would":[81],"require":[82],"adders,":[84],"these":[85],"are":[87],"arranged":[88],"into":[89],"n-dimensional":[91],"structure.":[92],"Such":[93],"structure":[95,181],"forces":[96],"adder":[98,187],"units":[99],"become":[101,128],"their":[104],"own,":[105],"also":[107,139],"concurrent":[109],"with":[110,159],"rest":[112],"in":[116],"pipeline":[118],"fashion.":[119],"This":[120],"paper":[121,138],"presents":[122],"this":[123],"bitslice":[124],"fabric":[130],"programmable":[133],"general-purpose":[134],"implementation.":[136],"The":[137,155],"shows":[140],"FPGA":[142,148],"uses":[145,185],"on-chip":[147],"RAM":[149],"required":[153],"memory.":[154],"work":[156],"compared":[158],"other":[160],"works":[161],"not":[162],"considering":[163],"multidimensional":[164],"structures,":[165],"as":[166,168],"well":[167],"one":[169],"considers":[171],"multi-dimensional":[172],"cascading.":[173],"both":[175],"cases":[176],"we":[177],"show":[178],"our":[180],"faster":[183],"smaller":[186],"structures.":[188]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}