{"id":"https://openalex.org/W3028373727","doi":"https://doi.org/10.1109/ddecs50862.2020.9095579","title":"Power Consumption Analysis of New Generation of Polymorphic Gates","display_name":"Power Consumption Analysis of New Generation of Polymorphic Gates","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3028373727","doi":"https://doi.org/10.1109/ddecs50862.2020.9095579","mag":"3028373727"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs50862.2020.9095579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083513930","display_name":"Jan Nevoral","orcid":"https://orcid.org/0000-0003-1306-6474"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Jan Nevoral","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048761067","display_name":"V\u00e1clav \u0160imek","orcid":"https://orcid.org/0000-0002-9837-4128"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Vaclav Simek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054096424","display_name":"Richard R\u016f\u017ei\u010dka","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Richard Ruzicka","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083513930"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05252481,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9606999754905701,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9415000081062317,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.7040311694145203},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6343778371810913},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6190755367279053},{"id":"https://openalex.org/keywords/nor-logic","display_name":"NOR logic","score":0.6063147783279419},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5913331508636475},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5741779208183289},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.5573204159736633},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4988987445831299},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4789724349975586},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4757801592350006},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.42119863629341125},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4149007201194763},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2816990315914154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26203644275665283},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19321724772453308},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10329174995422363}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.7040311694145203},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6343778371810913},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6190755367279053},{"id":"https://openalex.org/C165862026","wikidata":"https://www.wikidata.org/wiki/Q670372","display_name":"NOR logic","level":5,"score":0.6063147783279419},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5913331508636475},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5741779208183289},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.5573204159736633},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4988987445831299},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4789724349975586},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4757801592350006},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.42119863629341125},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4149007201194763},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2816990315914154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26203644275665283},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19321724772453308},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10329174995422363},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs50862.2020.9095579","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095579","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W123008641","https://openalex.org/W744790032","https://openalex.org/W834275164","https://openalex.org/W1486894692","https://openalex.org/W1518236483","https://openalex.org/W1571632936","https://openalex.org/W2027278315","https://openalex.org/W2069345435","https://openalex.org/W2113301390","https://openalex.org/W2130330964","https://openalex.org/W2132597719","https://openalex.org/W2135120841","https://openalex.org/W2142854953","https://openalex.org/W2159021564","https://openalex.org/W2291741172","https://openalex.org/W2885742214","https://openalex.org/W2912122427","https://openalex.org/W2982278607","https://openalex.org/W4233183865","https://openalex.org/W6605035155","https://openalex.org/W6621997574","https://openalex.org/W6623290563","https://openalex.org/W6631122486","https://openalex.org/W6634318277","https://openalex.org/W6677267626"],"related_works":["https://openalex.org/W188762367","https://openalex.org/W4252993849","https://openalex.org/W2151687972","https://openalex.org/W1017999001","https://openalex.org/W1524146403","https://openalex.org/W2185672074","https://openalex.org/W4214735176","https://openalex.org/W2502492371","https://openalex.org/W2765435638","https://openalex.org/W1870848632"],"abstract_inverted_index":{"One":[0],"of":[1,14,18,27,36,57,76,88,99,132,176],"the":[2,12,25,32,37,42,74,112,137,149,166,177],"possible":[3,109],"ways":[4],"how":[5],"to":[6,24,110],"accomplish":[7],"multifunctional":[8],"digital":[9],"circuits":[10,20],"follows":[11],"paradigm":[13],"Polymorphic":[15],"electronics.":[16],"Design":[17],"such":[19,101],"is":[21,71,103],"closely":[22],"related":[23],"availability":[26],"suitable":[28],"polymorphic":[29,38,58,134,174],"gates.":[30],"Unfortunately,":[31],"actual":[33],"electronic":[34],"properties":[35,121],"gates":[39,59,81,102,135,175],"published":[40],"in":[41,86],"past":[43],"were":[44],"way":[45],"too":[46],"far":[47],"from":[48],"matching":[49],"their":[50,89,120],"conventional":[51,123],"CMOS":[52,124],"counterparts.":[53],"A":[54],"new":[55,178],"type":[56],"with":[60,122,136,144,173],"significantly":[61],"better":[62],"parameters":[63],"has":[64],"been":[65,83],"recently":[66],"shown:":[67],"Gates":[68],"whose":[69],"function":[70],"determined":[72],"by":[73],"polarity":[75],"dedicated":[77],"supply":[78],"rails.":[79],"Such":[80],"have":[82],"investigated":[84],"mostly":[85],"terms":[87],"size":[90],"and":[91,117,157],"propagation":[92],"delay.":[93],"In":[94],"this":[95],"paper,":[96],"power":[97,139,158],"consumption":[98,140],"exactly":[100],"being":[104],"analysed.":[105],"That":[106],"makes":[107],"it":[108],"identify":[111],"best":[113,150],"variants":[114],"among":[115],"them":[116],"subsequently":[118],"compare":[119],"circuits.":[125],"Furthermore,":[126],"an":[127],"extensive":[128],"gate":[129,146,154],"set":[130,147],"consisting":[131],"individual":[133],"lowest":[138],"was":[141],"introduced":[142],"together":[143],"a":[145],"demonstrating":[148],"found":[151],"trade-off":[152],"between":[153],"size,":[155],"delay":[156],"consumption.":[159],"Both":[160],"sets":[161],"are":[162],"integrated":[163],"now":[164],"into":[165],"PoLibSi":[167],"library":[168,172],"-":[169],"freely":[170],"available":[171],"generation.":[179]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}