{"id":"https://openalex.org/W3027342155","doi":"https://doi.org/10.1109/ddecs50862.2020.9095577","title":"Merging Redundant Crystal Oscillators into a Fault-Tolerant Clock","display_name":"Merging Redundant Crystal Oscillators into a Fault-Tolerant Clock","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3027342155","doi":"https://doi.org/10.1109/ddecs50862.2020.9095577","mag":"3027342155"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs50862.2020.9095577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111023973","display_name":"Wolfgang Duer","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Wolfgang Duer","raw_affiliation_strings":["TU Wien, Institute of Computer Engineering, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"TU Wien, Institute of Computer Engineering, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["TU Wien, Institute of Computer Engineering, Vienna, Austria"],"affiliations":[{"raw_affiliation_string":"TU Wien, Institute of Computer Engineering, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5111023973"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.1542,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.49778442,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.7951613664627075},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.7868818640708923},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.7820855379104614},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.7618997693061829},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.7256430983543396},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6257432103157043},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6201470494270325},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6014438271522522},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5940497517585754},{"id":"https://openalex.org/keywords/vector-clock","display_name":"Vector clock","score":0.5530319809913635},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.482995867729187},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42385411262512207},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.4101133644580841},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3768479824066162},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32643353939056396},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.31932222843170166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.292300283908844},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.2906649708747864},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2646757960319519},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13517820835113525},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12070369720458984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10423114895820618},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.058077991008758545}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.7951613664627075},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.7868818640708923},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.7820855379104614},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.7618997693061829},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.7256430983543396},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6257432103157043},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6201470494270325},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6014438271522522},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5940497517585754},{"id":"https://openalex.org/C52563298","wikidata":"https://www.wikidata.org/wiki/Q1413349","display_name":"Vector clock","level":5,"score":0.5530319809913635},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.482995867729187},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42385411262512207},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.4101133644580841},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3768479824066162},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32643353939056396},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.31932222843170166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.292300283908844},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.2906649708747864},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2646757960319519},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13517820835113525},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12070369720458984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10423114895820618},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.058077991008758545},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs50862.2020.9095577","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs50862.2020.9095577","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W129411106","https://openalex.org/W1523707325","https://openalex.org/W1580179882","https://openalex.org/W1994441984","https://openalex.org/W2037762696","https://openalex.org/W2095343473","https://openalex.org/W2113124338","https://openalex.org/W2123191949","https://openalex.org/W2145375461","https://openalex.org/W2157313825","https://openalex.org/W2158131255","https://openalex.org/W2163748441","https://openalex.org/W2188309737","https://openalex.org/W2259095102","https://openalex.org/W2286776167","https://openalex.org/W2320939750","https://openalex.org/W2405549641","https://openalex.org/W2991363070","https://openalex.org/W6676566008","https://openalex.org/W6683351158"],"related_works":["https://openalex.org/W1497331638","https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W2163637408","https://openalex.org/W2617666058","https://openalex.org/W2787237207","https://openalex.org/W3048124756","https://openalex.org/W2411759562","https://openalex.org/W2116021798","https://openalex.org/W2520965597"],"abstract_inverted_index":{"Having":[0],"a":[1,12,28,37,46,60,89,98,120,143,171,182,187],"precise":[2],"and":[3,128,150,174],"stable":[4,121],"clock":[5,24,30,39,51,95,109,122,135,169,179],"that":[6,64,132],"is":[7,11,32,41,45,74],"still":[8,68],"fault":[9],"tolerant":[10],"fundamental":[13],"prerequisite":[14],"in":[15,97,126],"safety":[16],"critical":[17],"real-time":[18],"systems.":[19],"However,":[20],"combining":[21],"redundant":[22,50],"independent":[23],"sources":[25],"to":[26,77,155,170],"form":[27],"single":[29,38,144],"supply":[31],"non-trivial,":[33],"even":[34,75],"if":[35],"only":[36,175],"output":[40],"desired.":[42],"Often":[43],"there":[44],"need":[47],"for":[48,55,84,91],"having":[49],"outputs":[52,96,136],"-":[53,63],"like":[54,107],"the":[56,85,133],"replicated":[57],"nodes":[58,118],"within":[59],"TMR":[61],"architecture":[62],"fail":[65],"independently":[66],"but":[67],"stay":[69],"tightly":[70,93],"synchronized.":[71],"This":[72,101],"problem":[73],"harder":[76],"solve.In":[78],"this":[79],"paper":[80],"we":[81],"present":[82],"solutions":[83],"latter.":[86],"We":[87,124],"elaborate":[88],"solution":[90],"producing":[92],"synchronized":[94],"fault-tolerant":[99],"fashion.":[100],"approach":[102],"extends":[103],"an":[104],"existing,":[105],"ring-oscillator":[106],"distributed":[108],"generation":[110],"scheme":[111],"by":[112,129],"augmenting":[113],"each":[114],"of":[115,137,146],"its":[116],"constituent":[117],"with":[119],"reference.":[123],"illustrate":[125],"theory":[127],"simulation":[130],"experiments":[131],"four":[134],"our":[138],"circuit":[139],"do":[140,162],"not":[141,163],"share":[142],"point":[145],"failure,":[147],"have":[148],"small":[149],"bounded":[151],"skew,":[152],"remain":[153],"stabilized":[154],"one":[156,167],"crystal":[157],"source":[158],"during":[159,181],"normal":[160],"operation,":[161],"propagate":[164],"glitches":[165],"from":[166],"failed":[168],"correct":[172],"one,":[173],"exhibit":[176],"slightly":[177],"extended":[178],"cycles":[180],"short":[183],"stabilization":[184],"period":[185],"after":[186],"component":[188],"failure.":[189]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}