{"id":"https://openalex.org/W2947828424","doi":"https://doi.org/10.1109/ddecs.2019.8724665","title":"Implementation of FPGA-based Accelerator for Deep Neural Networks","display_name":"Implementation of FPGA-based Accelerator for Deep Neural Networks","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2947828424","doi":"https://doi.org/10.1109/ddecs.2019.8724665","mag":"2947828424"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2019.8724665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062323682","display_name":"Tsung\u2010Han Tsai","orcid":"https://orcid.org/0000-0001-7524-0621"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tsung-Han Tsai","raw_affiliation_strings":["Dept. of electrical engineering, National Central University, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of electrical engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030441568","display_name":"Yuan-Chen Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yuan-Chen Ho","raw_affiliation_strings":["Dept. of electrical engineering, National Central University, Taoyuan, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of electrical engineering, National Central University, Taoyuan, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["Dept. of electrical engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of electrical engineering, National Yunlin University of Science and Technology, Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5062323682"],"corresponding_institution_ids":["https://openalex.org/I22265921"],"apc_list":null,"apc_paid":null,"fwci":2.0436,"has_fulltext":false,"cited_by_count":31,"citation_normalized_percentile":{"value":0.89762112,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13579","display_name":"Image and Video Stabilization","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14257","display_name":"Advanced Measurement and Detection Methods","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8485696911811829},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8058292269706726},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.7708405256271362},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6515001058578491},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5788799524307251},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5696815252304077},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.5690749883651733},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.5440281629562378},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5310564041137695},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49984192848205566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43556010723114014},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.4311037063598633},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4134567975997925},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36502599716186523},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0849059522151947}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8485696911811829},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8058292269706726},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.7708405256271362},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6515001058578491},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5788799524307251},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5696815252304077},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.5690749883651733},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.5440281629562378},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5310564041137695},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49984192848205566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43556010723114014},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.4311037063598633},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4134567975997925},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36502599716186523},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0849059522151947},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2019.8724665","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724665","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1994197834","https://openalex.org/W2112162870","https://openalex.org/W2124386111","https://openalex.org/W2139212933","https://openalex.org/W2161969291","https://openalex.org/W2300242332","https://openalex.org/W2435792570","https://openalex.org/W2591882361","https://openalex.org/W2756779681","https://openalex.org/W6698200048"],"related_works":["https://openalex.org/W4386603768","https://openalex.org/W2950475743","https://openalex.org/W2886711096","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W4285144618","https://openalex.org/W2518118925","https://openalex.org/W4285104150","https://openalex.org/W3159273459"],"abstract_inverted_index":{"At":[0],"present,":[1],"there":[2],"are":[3,69],"many":[4,51],"researches":[5],"on":[6,32,60,86],"deep":[7,20],"neural":[8,22],"network":[9,23],"(DNN)":[10],"applied":[11],"in":[12,100],"life.":[13],"In":[14,53],"the":[15,43,57,74,92,101,109],"task":[16,102],"of":[17,39,46,76,94,103],"object":[18],"recognition,":[19],"convolutional":[21],"(CNN)":[24],"has":[25],"a":[26,36],"good":[27],"performance,":[28],"but":[29],"it":[30],"relies":[31],"GPU":[33],"to":[34,55],"solve":[35],"large":[37],"number":[38],"complex":[40,62],"operations.":[41],"Thus":[42],"hardware":[44],"accelerator":[45,78],"DNN":[47,58],"is":[48,84],"concerned":[49],"by":[50],"people.":[52],"order":[54],"implement":[56],"model":[59],"hardware,":[61],"connection":[63],"relationship":[64],"and":[65,97,107],"memory":[66],"usage":[67,99],"scheduling":[68],"needed.":[70],"This":[71],"paper":[72],"presnets":[73],"design":[75],"FPGA-based":[77],"for":[79],"DNN.":[80],"The":[81],"proposed":[82],"architecture":[83],"implemented":[85],"Xilinx":[87],"Zynq-7020":[88],"FPGA.":[89],"It":[90],"takes":[91],"advantages":[93],"low":[95,98],"latency":[96],"MNIST":[104],"digital":[105],"identification,":[106],"keeps":[108],"96":[110],"%":[111],"recognition":[112],"rate.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":3}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}