{"id":"https://openalex.org/W2947312264","doi":"https://doi.org/10.1109/ddecs.2019.8724664","title":"Digitalized-Management Voltage-Domain Programmable Mechanisms for Dual-Vdd Low-Power Embedded Digital Systems","display_name":"Digitalized-Management Voltage-Domain Programmable Mechanisms for Dual-Vdd Low-Power Embedded Digital Systems","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2947312264","doi":"https://doi.org/10.1109/ddecs.2019.8724664","mag":"2947312264"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2019.8724664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041509052","display_name":"Ching-Hwa Cheng","orcid":"https://orcid.org/0000-0003-0587-237X"},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Ching-Hwa Cheng","raw_affiliation_strings":["Department of Electronic Engineering, Feng Chia University"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Feng Chia University","institution_ids":["https://openalex.org/I4880106"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069994995","display_name":"Tang-Chieh Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I4880106","display_name":"Feng Chia University","ror":"https://ror.org/05vhczg54","country_code":"TW","type":"education","lineage":["https://openalex.org/I4880106"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tang-Chieh Liu","raw_affiliation_strings":["Department of Electronic Engineering, Feng Chia University"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Feng Chia University","institution_ids":["https://openalex.org/I4880106"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5041509052"],"corresponding_institution_ids":["https://openalex.org/I4880106"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03852998,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6850192546844482},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5998045206069946},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.5378519892692566},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5346606969833374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.516853392124176},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.48742154240608215},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.47593429684638977},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.47074705362319946},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4182661771774292},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4138178825378418},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4083663821220398},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37414419651031494},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.33020687103271484},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3087822496891022}],"concepts":[{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6850192546844482},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5998045206069946},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.5378519892692566},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5346606969833374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.516853392124176},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.48742154240608215},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.47593429684638977},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.47074705362319946},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4182661771774292},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4138178825378418},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4083663821220398},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37414419651031494},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.33020687103271484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3087822496891022},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2019.8724664","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724664","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1541790367","https://openalex.org/W1977129580","https://openalex.org/W1995260866","https://openalex.org/W2167928061","https://openalex.org/W2169278276","https://openalex.org/W2752814435","https://openalex.org/W4242754029"],"related_works":["https://openalex.org/W3115355038","https://openalex.org/W2538378877","https://openalex.org/W2524786631","https://openalex.org/W1600560344","https://openalex.org/W2136515270","https://openalex.org/W2064801950","https://openalex.org/W2155579514","https://openalex.org/W2071078155","https://openalex.org/W1889891652","https://openalex.org/W4233274765"],"abstract_inverted_index":{"A":[0,78],"built-in":[1,105],"digitalized":[2],"power":[3,44,127,149],"management":[4],"(DPMM)":[5],"and":[6,25,43,56,63,126,140],"voltage":[7,89,101,113],"domain":[8,90],"programmable":[9],"(VDP)":[10],"mechanisms":[11],"are":[12,66],"proposed":[13,21,120],"to":[14,29,68,94,111,129],"design":[15],"a":[16,104],"low-power":[17],"system.":[18],"In":[19],"the":[20,23,40,54,59,96,123],"techniques,":[22],"high":[24],"low":[26],"voltages":[27],"applied":[28],"logic":[30],"modules":[31],"can":[32,46],"be":[33,130],"switchable.":[34],"This":[35],"flexible":[36],"voltage-domain":[37],"assignment":[38],"allows":[39,122],"chip":[41,124],"performance":[42,125],"consumption":[45,128],"dynamically":[47,91],"adjust":[48],"during":[49,88,115,133],"circuit":[50,62,65,76,117,134],"operation.":[51,118,135],"To":[52],"support":[53,69],"DPMM":[55],"VDP":[57,116],"mechanisms,":[58],"voltage-level":[60,106],"monitor":[61,112],"power-switch":[64],"designed":[67],"multiple":[70],"operation":[71],"modes":[72],"for":[73,84],"DPMM-VDP":[74],"digital":[75],"designs.":[77],"powerless":[79],"retention":[80],"flip-flop":[81],"is":[82,109],"developed":[83],"temporary":[85],"data":[86],"storage":[87],"switching.":[92],"While":[93],"prevent":[95],"system":[97],"failure":[98],"come":[99],"from":[100],"integrity":[102,114],"problem,":[103],"monitoring":[107],"mechanism":[108,121],"utilized":[110],"The":[119,136],"flexibly":[131],"adjusted":[132],"physical":[137],"implementation":[138],"chips":[139],"measured":[141],"results":[142],"proof":[143],"of":[144],"this":[145],"methodology":[146],"has":[147],"30~55":[148],"reduction":[150],"comparisons":[151],"with":[152],"using":[153],"single-Vdd.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}