{"id":"https://openalex.org/W2947266479","doi":"https://doi.org/10.1109/ddecs.2019.8724660","title":"Testability Measures Considering Circuit Reconvergence to Reduce ATPG Runtime","display_name":"Testability Measures Considering Circuit Reconvergence to Reduce ATPG Runtime","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2947266479","doi":"https://doi.org/10.1109/ddecs.2019.8724660","mag":"2947266479"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2019.8724660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090415963","display_name":"Kai-Hsun Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Kai-Hsun Chen","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipe, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipe, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010499063","display_name":"Ching-Yuan Chen","orcid":"https://orcid.org/0000-0001-7605-8821"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ching-Yuan Chen","raw_affiliation_strings":["Graduate Institute of Electronics Engineering"],"affiliations":[{"raw_affiliation_string":"Graduate Institute of Electronics Engineering","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100883521","display_name":"Jiun-Lang Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiun-Lang Huang","raw_affiliation_strings":["Department of Electrical Engineering, National Taiwan University, Taipe, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Taiwan University, Taipe, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5090415963"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72671537,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.928958535194397},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8976700305938721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6656603813171387},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4750792384147644},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45675545930862427},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.44493451714515686},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4403277635574341},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4114052653312683},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3989887833595276},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3834491968154907},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36708635091781616},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3579389452934265},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3263182044029236},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1686374545097351},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14248499274253845},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.06739088892936707}],"concepts":[{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.928958535194397},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8976700305938721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6656603813171387},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4750792384147644},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45675545930862427},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.44493451714515686},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4403277635574341},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4114052653312683},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3989887833595276},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3834491968154907},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36708635091781616},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3579389452934265},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3263182044029236},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1686374545097351},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14248499274253845},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.06739088892936707}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2019.8724660","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724660","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2083035570","https://openalex.org/W2092417046","https://openalex.org/W2123831500","https://openalex.org/W2149107969","https://openalex.org/W2158102622","https://openalex.org/W6678723913"],"related_works":["https://openalex.org/W2947266479","https://openalex.org/W2369589212","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2140497172","https://openalex.org/W2168652618","https://openalex.org/W2127247647","https://openalex.org/W2166402441"],"abstract_inverted_index":{"Reconvergence":[0],"has":[1],"been":[2],"recognized":[3],"as":[4],"the":[5,40,48,53],"main":[6],"reason":[7],"for":[8,57],"ATPG":[9,41,54],"backtrack.":[10],"It":[11],"induces":[12],"not":[13],"only":[14],"more,":[15],"but":[16],"also":[17],"prolonged":[18],"backtracks":[19],"and":[20],"causes":[21],"more":[22],"severe":[23],"performance":[24],"degradation":[25],"than":[26],"expected.":[27],"In":[28],"this":[29],"paper,":[30],"we":[31],"propose":[32],"a":[33],"reconvergence-aware":[34],"testability":[35],"measure":[36],"to":[37,65],"better":[38],"guide":[39],"justification":[42],"process.":[43],"Experiment":[44],"results":[45],"show":[46],"that":[47],"proposed":[49],"method":[50],"significantly":[51],"decreases":[52],"runtime,":[55],"especially":[56],"circuits":[58],"with":[59],"deep":[60],"logic":[61],"level,":[62],"by":[63],"up":[64],"76%.":[66]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}