{"id":"https://openalex.org/W2947987120","doi":"https://doi.org/10.1109/ddecs.2019.8724659","title":"Low Latency Hardware-Accelerated Dynamic Memory Manager for Hard Real-Time and Mixed-Criticality Systems","display_name":"Low Latency Hardware-Accelerated Dynamic Memory Manager for Hard Real-Time and Mixed-Criticality Systems","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2947987120","doi":"https://doi.org/10.1109/ddecs.2019.8724659","mag":"2947987120"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2019.8724659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054505543","display_name":"Luk\u00e1\u0161 Koh\u00fatka","orcid":"https://orcid.org/0000-0002-5679-6250"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"Lukas Kohutka","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017437796","display_name":"Luk\u00e1\u0161 Nagy","orcid":"https://orcid.org/0000-0002-9440-7025"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Lukas Nagy","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030204131","display_name":"Viera Stopjakov\u00e1","orcid":"https://orcid.org/0000-0002-0010-8965"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Viera Stopjakova","raw_affiliation_strings":["Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics and Photonics, Slovak University of Technology in Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5054505543"],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.052048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"34","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7801702618598938},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6712382435798645},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.6554635167121887},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6303536891937256},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5985422730445862},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5366930365562439},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5345987677574158},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5154865384101868},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.514991819858551},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5030950903892517},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4934052526950836},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4880193769931793},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.48388680815696716},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4547306001186371},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4398610591888428},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.43201449513435364},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42363035678863525},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.41908901929855347},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3812515139579773}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7801702618598938},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6712382435798645},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.6554635167121887},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6303536891937256},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5985422730445862},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5366930365562439},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5345987677574158},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5154865384101868},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.514991819858551},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5030950903892517},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4934052526950836},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4880193769931793},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.48388680815696716},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4547306001186371},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4398610591888428},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.43201449513435364},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42363035678863525},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.41908901929855347},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3812515139579773},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2019.8724659","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724659","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.550000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W81848849","https://openalex.org/W177781648","https://openalex.org/W605027309","https://openalex.org/W1524254874","https://openalex.org/W1546027857","https://openalex.org/W1550099218","https://openalex.org/W1846599876","https://openalex.org/W1893673839","https://openalex.org/W1965926222","https://openalex.org/W1971715114","https://openalex.org/W1991440384","https://openalex.org/W2015630449","https://openalex.org/W2015752867","https://openalex.org/W2015895781","https://openalex.org/W2027743714","https://openalex.org/W2065483852","https://openalex.org/W2072345911","https://openalex.org/W2079800324","https://openalex.org/W2106331723","https://openalex.org/W2116259011","https://openalex.org/W2157282184","https://openalex.org/W2157618105","https://openalex.org/W2164178023","https://openalex.org/W2168366830","https://openalex.org/W2169660606","https://openalex.org/W2170091282","https://openalex.org/W2335259664","https://openalex.org/W2998862278","https://openalex.org/W4252124899","https://openalex.org/W4253247215","https://openalex.org/W6607203757","https://openalex.org/W6618469991","https://openalex.org/W6631226486","https://openalex.org/W6638896659","https://openalex.org/W6639469450","https://openalex.org/W6654536772","https://openalex.org/W6677392452","https://openalex.org/W6682842145","https://openalex.org/W6685114543"],"related_works":["https://openalex.org/W3048967625","https://openalex.org/W2753615087","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W4243333834","https://openalex.org/W4243618206","https://openalex.org/W1575240748","https://openalex.org/W2168550483","https://openalex.org/W2047684617","https://openalex.org/W3093911585"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,62,91],"novel":[4],"hardware":[5],"architecture":[6],"of":[7,24,35,38,61,66,107,113,126,131,175,196],"dynamic":[8],"memory":[9,12,54,67,100,119,156,186],"manager":[10,55,120,157,187],"providing":[11],"allocation":[13],"and":[14,21,33,48,128,147,170],"deallocation":[15],"operations.":[16],"Due":[17],"to":[18,29,194],"very":[19],"low":[20],"constant":[22],"latency":[23],"these":[25],"operations":[26],"with":[27,165],"respect":[28],"the":[30,40,73,97,108,148,171,184,197],"actual":[31,109],"number":[32,110],"location":[34],"free":[36,64,99,115],"blocks":[37],"memory,":[39],"proposed":[41,52,83,118,185],"solution":[42,84],"is":[43,90],"suitable":[44,63],"for":[45,59],"hard":[46],"real-time":[47],"mixed-criticality":[49],"systems.":[50],"The":[51,82,117,155,178],"hardware-accelerated":[53,86],"implements":[56],"Worst-Fit":[57],"algorithm":[58],"selection":[60],"block":[65,101],"that":[68,94,183],"can":[69],"be":[70],"used":[71],"by":[72],"external":[74],"environment,":[75],"e.g.":[76],"CPU":[77],"or":[78,111],"any":[79],"custom":[80],"hardware.":[81],"uses":[85],"max":[87],"queue,":[88],"which":[89],"data":[92],"structure":[93],"continuously":[95],"provides":[96],"largest":[98],"in":[102],"two":[103],"clock":[104,168],"cycles":[105],"regardless":[106],"constellation":[112],"available":[114],"blocks.":[116],"was":[121,145,158],"verified":[122],"using":[123],"simplified":[124],"version":[125],"UVM":[127],"applying":[129],"billions":[130],"randomly":[132],"generated":[133],"instructions":[134],"as":[135,153],"test":[136],"inputs.":[137],"A":[138],"synthesis":[139,149,180],"into":[140,161],"Intel":[141],"FPGA":[142],"Cyclone":[143],"V":[144],"performed,":[146],"results":[150,181],"are":[151],"presented":[152],"well.":[154],"also":[159],"synthesized":[160],"28":[162],"nm":[163],"technology":[164],"1":[166],"GHz":[167],"frequency":[169],"power":[172],"supply":[173],"voltage":[174],"0.9":[176],"V.":[177],"ASIC":[179],"show":[182],"consumes":[188],"additional":[189],"chip":[190],"area":[191],"from":[192],"35%":[193],"70%":[195],"managed":[198],"memory.":[199]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}