{"id":"https://openalex.org/W2944644733","doi":"https://doi.org/10.1109/ddecs.2019.8724647","title":"Hybrid on-line self-test architecture for computational units on embedded processor cores","display_name":"Hybrid on-line self-test architecture for computational units on embedded processor cores","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2944644733","doi":"https://doi.org/10.1109/ddecs.2019.8724647","mag":"2944644733"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2019.8724647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040853255","display_name":"A. Floridia","orcid":"https://orcid.org/0000-0003-2766-9188"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Floridia","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016773146","display_name":"Mongano Gianmarco","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianmarco Mongano","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044545889","display_name":"Davide Piumatti","orcid":"https://orcid.org/0000-0001-5156-6272"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Piumatti","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Sanchez","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5040853255"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.4809,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80485953,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"2019","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7069370746612549},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5689406991004944},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.56395423412323},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.48658740520477295},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47367435693740845},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4683237671852112},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.45828360319137573},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.45668354630470276},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4296359419822693}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7069370746612549},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5689406991004944},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.56395423412323},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.48658740520477295},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47367435693740845},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4683237671852112},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.45828360319137573},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.45668354630470276},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4296359419822693},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2019.8724647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"mag:3088599467","is_oa":false,"landing_page_url":"https://jglobal.jst.go.jp/en/detail?JGLOBAL_ID=201902250518762014","pdf_url":null,"source":{"id":"https://openalex.org/S4306512817","display_name":"IEEE Conference Proceedings","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":"IEEE Conference Proceedings","raw_type":null}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1823755974","https://openalex.org/W1965015817","https://openalex.org/W2025474944","https://openalex.org/W2045015510","https://openalex.org/W2106864957","https://openalex.org/W2130111591","https://openalex.org/W2131846601","https://openalex.org/W2153953229","https://openalex.org/W2162696040","https://openalex.org/W2609234282","https://openalex.org/W2767807890","https://openalex.org/W2781952442","https://openalex.org/W2807701093","https://openalex.org/W2891002157","https://openalex.org/W2908829047","https://openalex.org/W3146331164","https://openalex.org/W4233176001","https://openalex.org/W4237785350","https://openalex.org/W4240141845","https://openalex.org/W4246578358"],"related_works":["https://openalex.org/W1542410906","https://openalex.org/W197049984","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2104702637","https://openalex.org/W2079303253","https://openalex.org/W4248099758"],"abstract_inverted_index":{"Safety-critical":[0],"applications":[1],"require":[2],"to":[3,14,43,72,99,128],"reach":[4],"high":[5,79,113],"fault":[6,114,166],"coverage":[7,81,115],"figures":[8],"for":[9,24,104,110,140],"on-line":[10,116,144],"testing":[11],"in":[12],"order":[13],"be":[15],"compliant":[16],"with":[17],"currently":[18],"used":[19],"functional":[20],"safety":[21],"standards.":[22],"Nowadays,":[23],"meeting":[25],"these":[26,48],"constraints":[27],"different":[28],"solutions":[29,50],"are":[30,59,84],"adopted":[31],"by":[32,162],"semiconductor":[33],"manufactures.":[34],"Such":[35,146],"approaches":[36,58,77],"may":[37],"vary":[38],"from":[39],"pure":[40],"hardware-based":[41],"mechanisms":[42],"software-based":[44,135],"ones.":[45,74],"Each":[46],"of":[47,66,95,118,131,164],"possible":[49],"presents":[51],"several":[52],"advantages":[53],"and":[54,62,87,134,158],"drawbacks,":[55],"typically:":[56],"software":[57],"less":[60],"intrusive":[61],"have":[63,88],"the":[64,155],"advantage":[65],"reduced":[67],"test":[68,90,117,136],"application":[69,91],"time":[70],"compared":[71],"hardware":[73,76],"Conversely,":[75],"yield":[78],"defect":[80],"but":[82],"they":[83],"normally":[85],"invasive":[86,143],"longer":[89],"time.":[92],"The":[93,125],"aim":[94],"this":[96],"paper":[97],"is":[98,127],"present":[100],"a":[101,112,141],"novel":[102],"Design":[103],"Test":[105],"infrastructure,":[106],"accessible":[107],"via":[108],"software,":[109],"enabling":[111],"arithmetic":[119],"units":[120],"within":[121],"embedded":[122],"processor":[123],"cores.":[124],"end-goal":[126],"overcome":[129],"limitations":[130],"both":[132],"hardware-":[133],"approaches,":[137],"while":[138],"striving":[139],"low":[142],"test.":[145],"architecture":[147],"was":[148],"implemented":[149],"on":[150],"an":[151],"open":[152],"source":[153],"processor,":[154],"OpenRISC":[156],"1200":[157],"its":[159],"effectiveness":[160],"evaluated":[161],"means":[163],"exhaustive":[165],"injection":[167],"campaigns.":[168]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}