{"id":"https://openalex.org/W2946945802","doi":"https://doi.org/10.1109/ddecs.2019.8724636","title":"Run-Time Reconfigurable Fault Tolerant Architecture for Soft-Core Processor NEO430","display_name":"Run-Time Reconfigurable Fault Tolerant Architecture for Soft-Core Processor NEO430","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2946945802","doi":"https://doi.org/10.1109/ddecs.2019.8724636","mag":"2946945802"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2019.8724636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006654267","display_name":"Karel Szurman","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Karel Szurman","raw_affiliation_strings":["Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno University of Technology, Brno, Bozetechova 2, 612 66, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno University of Technology, Brno, Bozetechova 2, 612 66, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040514508","display_name":"Zden\u011bk Kot\u00e1sek","orcid":null},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Zdenek Kotasek","raw_affiliation_strings":["Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno University of Technology, Brno, Bozetechova 2, 612 66, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, IT4Innovations Centre of Excellence, Brno University of Technology, Brno, Bozetechova 2, 612 66, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5006654267"],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.03771167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7098842859268188},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7027223110198975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.691428542137146},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.6586563587188721},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.642760157585144},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6257219910621643},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6165871024131775},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5469995141029358},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5084720849990845},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47995737195014954},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4477991461753845},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4431426525115967},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.41582798957824707},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41418367624282837},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2723512053489685},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.19308197498321533},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.17996880412101746},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15801885724067688},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12336817383766174}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7098842859268188},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7027223110198975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.691428542137146},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.6586563587188721},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.642760157585144},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6257219910621643},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6165871024131775},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5469995141029358},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5084720849990845},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47995737195014954},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4477991461753845},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4431426525115967},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.41582798957824707},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41418367624282837},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2723512053489685},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.19308197498321533},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.17996880412101746},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15801885724067688},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12336817383766174},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2019.8724636","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2019.8724636","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W167580156","https://openalex.org/W1488202922","https://openalex.org/W1599506388","https://openalex.org/W1966566188","https://openalex.org/W2007059824","https://openalex.org/W2113975354","https://openalex.org/W2160641632","https://openalex.org/W2276985036","https://openalex.org/W2476524398","https://openalex.org/W2510947268","https://openalex.org/W2545452358","https://openalex.org/W2798713470","https://openalex.org/W2909182267","https://openalex.org/W6629279738","https://openalex.org/W6635874512"],"related_works":["https://openalex.org/W1981002473","https://openalex.org/W3006277082","https://openalex.org/W2610634993","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2081738003","https://openalex.org/W2097660413","https://openalex.org/W2943396510","https://openalex.org/W2940837694","https://openalex.org/W3100547819"],"abstract_inverted_index":{"Redundancy":[0],"(TMR).":[1],"SRAM":[2,30],"FPGAs":[3,31],"are":[4,12,32],"susceptible":[5],"to":[6,45,50],"Single":[7],"Event":[8],"Upsets":[9],"(SEUs)":[10],"which":[11],"the":[13,20,55,88,96,100,110,137,144,156],"most":[14],"common":[15],"transient":[16,84],"faults":[17,86],"induced":[18],"by":[19],"cosmic":[21],"radiation.":[22],"Therefore,":[23],"SEU":[24,85],"mitigation":[25],"strategy":[26,128],"is":[27,43,149],"required":[28],"when":[29,99],"integrated":[33],"into":[34,109],"safety-critical":[35],"systems.":[36],"An":[37],"essential":[38],"requirement":[39],"for":[40,81,143,163],"these":[41],"systems":[42],"often":[44],"remain":[46],"fail-operational":[47],"and":[48,87,124,165],"thus,":[49],"perform":[51],"implemented":[52,121],"functionality":[53],"after":[54],"occurrence":[56],"of":[57,102,136,167],"a":[58,65,103,152],"fault.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63],"propose":[64],"run-time":[66,125],"reconfigurable":[67],"FT":[68,122],"architecture":[69,123,148],"based":[70],"on":[71],"coarse-grained":[72],"TMR":[73],"with":[74],"triplicated":[75],"soft-core":[76,145],"processor":[77,105,146],"NEO430":[78,147],"core,":[79],"PDR":[80,160],"removing":[82],"all":[83,113,130],"state":[89,93,98,111,141],"synchronization":[90,142],"allowing":[91],"smooth":[92],"recovery":[94,127,170],"from":[95],"inconsistent":[97],"reconfiguration":[101],"failed":[104],"instance":[106],"was":[107],"finished":[108],"where":[112],"three":[114],"processors":[115],"operate":[116],"synchronously.":[117],"The":[118,140],"paper":[119,157],"describes":[120],"fault":[126,169],"performing":[129],"necessary":[131],"steps":[132],"without":[133],"additional":[134],"blocking":[135],"system":[138],"functionality.":[139],"described":[150],"in":[151],"further":[153],"detail.":[154],"Moreover,":[155],"presents":[158],"developed":[159],"framework":[161],"used":[162],"validation":[164],"testing":[166],"proposed":[168],"strategy.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}