{"id":"https://openalex.org/W2818657150","doi":"https://doi.org/10.1109/ddecs.2018.00023","title":"An Integrated Phase Shifting Frequency Synthesizer for Active Electronically Scanned Arrays","display_name":"An Integrated Phase Shifting Frequency Synthesizer for Active Electronically Scanned Arrays","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2818657150","doi":"https://doi.org/10.1109/ddecs.2018.00023","mag":"2818657150"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2018.00023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2018.00023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017343942","display_name":"Giulio D\u2019Amato","orcid":"https://orcid.org/0000-0002-8013-4679"},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giulio D'Amato","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029733121","display_name":"G. Piccinni","orcid":"https://orcid.org/0000-0003-3390-0577"},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Piccinni","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004159781","display_name":"Gianfranco Avitabile","orcid":"https://orcid.org/0000-0002-9529-486X"},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianfranco Avitabile","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090454740","display_name":"Giuseppe Coviello","orcid":"https://orcid.org/0000-0001-5255-2913"},"institutions":[{"id":"https://openalex.org/I68618741","display_name":"Polytechnic University of Bari","ror":"https://ror.org/03c44v465","country_code":"IT","type":"education","lineage":["https://openalex.org/I68618741"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Coviello","raw_affiliation_strings":["Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettrica e dell'Informazione, Politecnico di Bari, Bari, Italy","institution_ids":["https://openalex.org/I68618741"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011762346","display_name":"Claudio Talarico","orcid":"https://orcid.org/0000-0003-2498-9813"},"institutions":[{"id":"https://openalex.org/I119888943","display_name":"Gonzaga University","ror":"https://ror.org/03ze70h02","country_code":"US","type":"education","lineage":["https://openalex.org/I119888943"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Claudio Talarico","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Gonzaga University, Spokane, WA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Gonzaga University, Spokane, WA","institution_ids":["https://openalex.org/I119888943"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017343942"],"corresponding_institution_ids":["https://openalex.org/I68618741"],"apc_list":null,"apc_paid":null,"fwci":0.2575,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.56310241,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"91","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.7164856195449829},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.6445286273956299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5240305066108704},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.5006942749023438},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4942033588886261},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.49297189712524414},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4618496000766754},{"id":"https://openalex.org/keywords/rfic","display_name":"RFIC","score":0.4566385746002197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4338011145591736},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4331706166267395},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42919549345970154},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3755807876586914},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3249841332435608},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.29691261053085327},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2719235420227051},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.27084600925445557},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.24991729855537415}],"concepts":[{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.7164856195449829},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.6445286273956299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5240305066108704},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.5006942749023438},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4942033588886261},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.49297189712524414},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4618496000766754},{"id":"https://openalex.org/C121152627","wikidata":"https://www.wikidata.org/wiki/Q6095735","display_name":"RFIC","level":3,"score":0.4566385746002197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4338011145591736},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4331706166267395},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42919549345970154},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3755807876586914},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3249841332435608},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.29691261053085327},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2719235420227051},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.27084600925445557},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.24991729855537415},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2018.00023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2018.00023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1936308431","https://openalex.org/W2008218463","https://openalex.org/W2021511343","https://openalex.org/W2063194040","https://openalex.org/W2085901129","https://openalex.org/W2091316804","https://openalex.org/W2107489003","https://openalex.org/W2113768867","https://openalex.org/W2135665557","https://openalex.org/W2519917241","https://openalex.org/W2591863610","https://openalex.org/W2620757316","https://openalex.org/W4230231689"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2622028395","https://openalex.org/W2161572852","https://openalex.org/W1601269933","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W1919318289","https://openalex.org/W2393010087","https://openalex.org/W2015962950","https://openalex.org/W3035420365"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,39,85],"design":[4,50],"of":[5,42,66],"an":[6],"integrated":[7,86],"phase":[8,33,103],"shifting":[9,34],"frequency":[10,19,75],"synthesizer":[11],"for":[12],"active":[13],"electronically":[14],"scanned":[15],"arrays.":[16],"The":[17,49],"proposed":[18],"synthesizer,":[20],"implements":[21],"a":[22,29,63,74,96],"3-channel":[23],"beam":[24],"steering":[25],"unit":[26],"based":[27],"on":[28,38,73],"local":[30],"oscillator":[31],"(LO)":[32],"approach":[35],"that":[36],"relies":[37],"joint":[40],"use":[41],"external":[43],"loop":[44],"filters":[45],"and":[46,60,78,81],"voltage-controlled":[47],"oscillators.":[48],"has":[51],"been":[52],"fabricated":[53],"using":[54],"AMS":[55],"0.35-\u03bcm":[56],"SiGe":[57],"BiCMOS":[58],"process":[59],"it":[61],"takes":[62],"die":[64],"area":[65],"9.38-mm":[67],"<sup":[68],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[69],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[70],".":[71],"Based":[72],"independent":[76],"architecture":[77],"targeting":[79],"space":[80],"weight":[82],"constrained":[83],"applications,":[84],"circuit":[87],"(IC)":[88],"allows":[89],"to":[90,100],"program,":[91],"its":[92],"output":[93],"channels,":[94],"with":[95],"10-bit":[97],"precision":[98],"0\u00b0":[99],"360\u00b0":[101],"mutual":[102],"shifts.":[104]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}