{"id":"https://openalex.org/W2618235347","doi":"https://doi.org/10.1109/ddecs.2017.7934587","title":"A novel architecture for LZSS compression of configuration bitstreams within FPGA","display_name":"A novel architecture for LZSS compression of configuration bitstreams within FPGA","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2618235347","doi":"https://doi.org/10.1109/ddecs.2017.7934587","mag":"2618235347"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068770594","display_name":"Radek Isa","orcid":null},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"CESNET, z\u00e1jmov\u00e9 sdru\u017een\u00ed pr\u00e1vnick\u00fdch osob","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Radek Isa","raw_affiliation_strings":["CESNET, z. s. p. o., Praha 6, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CESNET, z. s. p. o., Praha 6, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070164050","display_name":"Ji\u0159\u0131\u0301 Matou\u0161ek","orcid":"https://orcid.org/0000-0002-9447-0366"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"CESNET, z\u00e1jmov\u00e9 sdru\u017een\u00ed pr\u00e1vnick\u00fdch osob","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Matousek","raw_affiliation_strings":["CESNET, z. s. p. o., Praha 6, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CESNET, z. s. p. o., Praha 6, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I54634078"],"apc_list":null,"apc_paid":null,"fwci":0.5706,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.58457767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"153","issue":null,"first_page":"171","last_page":"176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8882715702056885},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8210645914077759},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7720167636871338},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7605065107345581},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7487493753433228},{"id":"https://openalex.org/keywords/compression-ratio","display_name":"Compression ratio","score":0.5785320997238159},{"id":"https://openalex.org/keywords/security-token","display_name":"Security token","score":0.557543933391571},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5495764017105103},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.4781649708747864},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45671477913856506},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.44904837012290955},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4194949269294739},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3597697913646698},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1493731439113617},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10072973370552063},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08055171370506287},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.07403597235679626},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06565138697624207}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8882715702056885},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8210645914077759},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7720167636871338},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7605065107345581},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7487493753433228},{"id":"https://openalex.org/C25797200","wikidata":"https://www.wikidata.org/wiki/Q828137","display_name":"Compression ratio","level":3,"score":0.5785320997238159},{"id":"https://openalex.org/C48145219","wikidata":"https://www.wikidata.org/wiki/Q1335365","display_name":"Security token","level":2,"score":0.557543933391571},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5495764017105103},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.4781649708747864},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45671477913856506},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.44904837012290955},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4194949269294739},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3597697913646698},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1493731439113617},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10072973370552063},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08055171370506287},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.07403597235679626},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06565138697624207},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C511840579","wikidata":"https://www.wikidata.org/wiki/Q12757","display_name":"Internal combustion engine","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C171146098","wikidata":"https://www.wikidata.org/wiki/Q124192","display_name":"Automotive engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2017.7934587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934587","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2022126655","https://openalex.org/W2107745473","https://openalex.org/W2130845035","https://openalex.org/W2157579394","https://openalex.org/W2159959433","https://openalex.org/W6683359209"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2138895528","https://openalex.org/W25204318","https://openalex.org/W2096417281","https://openalex.org/W2077035242","https://openalex.org/W3042643149","https://openalex.org/W2026481470","https://openalex.org/W3201977823","https://openalex.org/W2362203107","https://openalex.org/W1999203047"],"abstract_inverted_index":{"Partial":[0],"run-time":[1],"reconfigurability":[2],"of":[3,18,33,42,75,127,139,145,150,175],"current":[4],"FPGAs":[5],"has":[6,62],"been":[7],"shown":[8],"to":[9,28,63,83,129,170],"be":[10,64],"beneficial":[11],"in":[12,57,153],"many":[13],"application":[14],"domains.":[15],"However,":[16],"utilization":[17,88],"this":[19,69],"feature":[20],"is":[21,37,81,113],"limited":[22],"by":[23,40],"the":[24,54,99,116,120,125,143,148,168,172,178],"time":[25],"it":[26],"takes":[27],"reconfigure":[29],"a":[30,43,72,140,157],"selected":[31],"part":[32],"an":[34,76,137],"FPGA.":[35,67],"This":[36,164],"commonly":[38],"addressed":[39],"compression":[41,61,78,105,158],"configuration":[44,162],"bitstream,":[45],"often":[46],"using":[47],"LZSS":[48,77,154],"algorithm.":[49],"To":[50],"allow":[51],"speeding":[52],"up":[53],"reconfiguration":[55],"also":[56,135],"self-adaptive":[58],"architectures,":[59,96],"bitstream":[60],"done":[65],"within":[66],"Therefore,":[68],"paper":[70,134],"presents":[71],"novel":[73],"architecture":[74,112],"engine":[79],"that":[80],"able":[82],"achieve":[84,130],"very":[85],"low":[86],"resource":[87],"or":[89],"throughput":[90],"several":[91,161],"times":[92],"higher":[93],"than":[94],"similar":[95],"while":[97],"keeping":[98],"other":[100],"parameter":[101],"as":[102,104],"well":[103],"ratio":[106,159],"at":[107],"acceptable":[108],"level.":[109],"The":[110,133],"presented":[111],"generic,":[114],"thus":[115],"user":[117,169],"can":[118,166],"tune":[119],"input":[121,146],"token":[122],"size":[123,126,144,149],"and":[124,156],"buffers":[128,151],"desired":[131],"characteristics.":[132],"includes":[136],"evaluation":[138,165],"trade-off":[141],"among":[142],"token,":[147],"utilized":[152],"algorithm,":[155],"for":[160,177],"bitstreams.":[163],"help":[167],"select":[171],"right":[173],"set":[174],"parameters":[176],"architecture.":[179]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}