{"id":"https://openalex.org/W2617659396","doi":"https://doi.org/10.1109/ddecs.2017.7934582","title":"Measuring metastability using a time-to-digital converter","display_name":"Measuring metastability using a time-to-digital converter","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2617659396","doi":"https://doi.org/10.1109/ddecs.2017.7934582","mag":"2617659396"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040349556","display_name":"Thomas Polzer","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Thomas Polzer","raw_affiliation_strings":["TU Wien, Institute of Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Wien, Institute of Computer Engineering","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083725829","display_name":"Florian Huemer","orcid":"https://orcid.org/0000-0002-2776-7768"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Florian Huemer","raw_affiliation_strings":["TU Wien, Institute of Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Wien, Institute of Computer Engineering","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006749662","display_name":"Andreas Steininger","orcid":"https://orcid.org/0000-0002-3847-1647"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Steininger","raw_affiliation_strings":["TU Wien, Institute of Computer Engineering"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TU Wien, Institute of Computer Engineering","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":0.2924,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58750863,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"xapp094","issue":null,"first_page":"116","last_page":"121"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7432196736335754},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6889883279800415},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6836284399032593},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5510344505310059},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5319231748580933},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.48750755190849304},{"id":"https://openalex.org/keywords/metastability","display_name":"Metastability","score":0.47858643531799316},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.4710048735141754},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4649905562400818},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4573393166065216},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4415859878063202},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.43520331382751465},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4241529703140259},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2940090596675873},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2831348180770874},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2706577181816101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.16023549437522888},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15890714526176453},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11166086792945862}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7432196736335754},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6889883279800415},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6836284399032593},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5510344505310059},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5319231748580933},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.48750755190849304},{"id":"https://openalex.org/C89464430","wikidata":"https://www.wikidata.org/wiki/Q849516","display_name":"Metastability","level":2,"score":0.47858643531799316},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.4710048735141754},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4649905562400818},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4573393166065216},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4415859878063202},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.43520331382751465},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4241529703140259},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2940090596675873},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2831348180770874},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2706577181816101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.16023549437522888},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15890714526176453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11166086792945862},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2017.7934582","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934582","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1921173141","https://openalex.org/W1972911870","https://openalex.org/W2003389159","https://openalex.org/W2012065649","https://openalex.org/W2052006175","https://openalex.org/W2090531260","https://openalex.org/W2103561789","https://openalex.org/W2108367269","https://openalex.org/W2128223917","https://openalex.org/W2184883379","https://openalex.org/W2295052317","https://openalex.org/W2576187265","https://openalex.org/W4211171470","https://openalex.org/W4285719527","https://openalex.org/W6653283677","https://openalex.org/W6686729497"],"related_works":["https://openalex.org/W4307107610","https://openalex.org/W3213627526","https://openalex.org/W4226159838","https://openalex.org/W3138976155","https://openalex.org/W1992748572","https://openalex.org/W3102066851","https://openalex.org/W2082939555","https://openalex.org/W2790243943","https://openalex.org/W2088012056","https://openalex.org/W2934478469"],"abstract_inverted_index":{"In":[0],"view":[1],"of":[2,32,59,79,83,106,123,130],"the":[3,29,44,57,60,77,101,107,111,118,124,128],"numerous":[4],"clock":[5],"domain":[6],"crossings":[7],"found":[8],"in":[9],"modern":[10],"systems-on-chip":[11],"and":[12,86,127,134],"multicore":[13],"architectures":[14],"precise":[15],"metastability":[16],"characterization":[17],"is":[18,39,49],"a":[19,24,53,68,115,121,131],"fundamental":[20],"task.":[21],"We":[22,75],"propose":[23],"conceptually":[25],"novel":[26,108],"approach":[27,85],"for":[28,117],"experimental":[30,92],"assessment":[31],"upset":[33],"rate":[34],"over":[35],"resolution":[36],"time":[37],"that":[38],"usually":[40],"employed":[41],"to":[42,56,113],"extract":[43],"relevant":[45],"characteristics.":[46],"Our":[47],"method":[48],"based":[50],"on":[51],"connecting":[52],"time-to-digital":[54],"converter":[55],"output":[58],"flip":[61],"flop":[62],"under":[63],"test,":[64],"rather":[65],"than":[66],"using":[67],"phase":[69],"shifted":[70],"clock,":[71],"as":[72],"conventionally":[73],"done.":[74],"present":[76],"details":[78],"an":[80,91],"FPGA":[81],"implementation":[82],"our":[84],"show":[87],"its":[88],"feasibility":[89],"through":[90],"evaluation,":[93],"whose":[94],"results":[95],"favorably":[96],"match":[97],"those":[98],"obtained":[99],"by":[100],"conventional":[102],"method.":[103],"The":[104],"benefits":[105],"scheme":[109],"are":[110],"ability":[112],"perform":[114],"calibration":[116],"delay":[119],"steps,":[120],"speed-up":[122],"measurement":[125,136],"process,":[126],"availability":[129],"more":[132],"comprehensive":[133],"ordered":[135],"data":[137],"set.":[138]},"counts_by_year":[{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}