{"id":"https://openalex.org/W2617650924","doi":"https://doi.org/10.1109/ddecs.2017.7934559","title":"On the robustness of memristor based logic gates","display_name":"On the robustness of memristor based logic gates","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2617650924","doi":"https://doi.org/10.1109/ddecs.2017.7934559","mag":"2617650924"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934559","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934559","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101446253","display_name":"Lei Xie","orcid":"https://orcid.org/0000-0002-4188-5015"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Lei Xie","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052786273","display_name":"Hoang Anh Du Nguyen","orcid":"https://orcid.org/0000-0002-4618-7371"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hoang Anh Du Nguyen","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, Zuid-Holland, NL"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, Zuid-Holland, NL","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070958947","display_name":"Jintao Yu","orcid":"https://orcid.org/0000-0001-8764-7779"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jintao Yu","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042250419","display_name":"Mottaqiallah Taouil","orcid":"https://orcid.org/0000-0002-9911-4846"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Mottaqiallah Taouil","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Laboratory of Computer Engineering, Delft University of Technology, Delft, The Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101446253"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":0.7167,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.72314284,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"158","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7926942110061646},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.7781492471694946},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6932995915412903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5878430604934692},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5740065574645996},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5609176754951477},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5586891174316406},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.55785071849823},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5507951974868774},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5141459107398987},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5018188953399658},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4283779561519623},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41086894273757935},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31051796674728394},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21641525626182556}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7926942110061646},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.7781492471694946},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6932995915412903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5878430604934692},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5740065574645996},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5609176754951477},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5586891174316406},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.55785071849823},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5507951974868774},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5141459107398987},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5018188953399658},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4283779561519623},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41086894273757935},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31051796674728394},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21641525626182556},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2017.7934559","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934559","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W174928017","https://openalex.org/W1813987048","https://openalex.org/W1965288361","https://openalex.org/W2066280488","https://openalex.org/W2069418413","https://openalex.org/W2074357625","https://openalex.org/W2075056947","https://openalex.org/W2090413838","https://openalex.org/W2107969613","https://openalex.org/W2111173832","https://openalex.org/W2216132385","https://openalex.org/W2603064927","https://openalex.org/W3099125816","https://openalex.org/W6672930468","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W2105831835","https://openalex.org/W2035017065","https://openalex.org/W2094066961","https://openalex.org/W2285231005","https://openalex.org/W2323645878","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W2159731583","https://openalex.org/W4242780158"],"abstract_inverted_index":{"As":[0],"today's":[1],"CMOS":[2],"technology":[3],"is":[4,42,118,134],"scaling":[5],"down":[6],"to":[7,47,68,107,140,150],"its":[8,48],"physical":[9],"limits,":[10],"it":[11],"suffers":[12],"from":[13],"major":[14],"challenges":[15,65],"such":[16,26],"as":[17,27,36,148],"increased":[18],"leakage":[19],"power":[20],"and":[21,30,54,85,128],"reduced":[22],"reliability.":[23],"Novel":[24],"technologies,":[25,40],"memristors,":[28],"nanotube,":[29],"graphene":[31],"transistors,":[32],"are":[33,62,144],"under":[34],"research":[35],"alternatives.":[37],"Among":[38],"these":[39],"memristor":[41],"a":[43,96],"promising":[44],"candidate":[45],"due":[46,67,139],"great":[49],"scalability,":[50],"high":[51],"integration":[52],"density":[53],"near-zero":[55],"standby":[56],"power.":[57],"However,":[58],"memristor-based":[59],"logic":[60,112],"circuits":[61],"facing":[63],"robustness":[64],"mainly":[66],"improper":[69],"values":[70],"of":[71,88,111],"design":[72,105],"parameters":[73,106],"(e.g.,":[74,114],"OFF/ON":[75],"ratio,":[76],"control":[77],"voltages).":[78],"Moreover,":[79],"process":[80],"variation,":[81],"sneak":[82],"path":[83],"currents":[84],"parasitic":[86,129],"resistance":[87],"nanowires":[89],"also":[90],"impact":[91],"the":[92,137],"robustness.":[93],"To":[94],"realize":[95],"robust":[97],"design,":[98],"this":[99],"paper":[100],"formulates":[101],"proper":[102],"constraints":[103,143],"for":[104],"guarantee":[108],"correct":[109],"functionality":[110],"gates":[113],"AND).":[115],"Our":[116],"proposal":[117],"verified":[119],"with":[120],"SPICE":[121],"simulations":[122],"while":[123],"taking":[124],"both":[125],"device":[126],"variation":[127],"effects":[130],"into":[131],"account.":[132],"It":[133],"observed":[135],"that":[136],"errors":[138],"analytical":[141],"parameter":[142],"typically":[145],"within":[146],"4.5%":[147],"compared":[149],"simulations.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}