{"id":"https://openalex.org/W2620306320","doi":"https://doi.org/10.1109/ddecs.2017.7934556","title":"Design for three-dimensional sound processor using high-level synthesis","display_name":"Design for three-dimensional sound processor using high-level synthesis","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2620306320","doi":"https://doi.org/10.1109/ddecs.2017.7934556","mag":"2620306320"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060391892","display_name":"Saya Ohira","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Saya Ohira","raw_affiliation_strings":["Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering and Technology, Nihon University, Koriyama, Japan","institution_ids":["https://openalex.org/I104946051"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5107720893","display_name":"Tesuya Matsumura","orcid":null},"institutions":[{"id":"https://openalex.org/I104946051","display_name":"Nihon University","ror":"https://ror.org/05jk51a88","country_code":"JP","type":"education","lineage":["https://openalex.org/I104946051"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tesuya Matsumura","raw_affiliation_strings":["College of Engineering, Nihon University, Koriyama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"College of Engineering, Nihon University, Koriyama, Japan","institution_ids":["https://openalex.org/I104946051"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I104946051"],"apc_list":null,"apc_paid":null,"fwci":1.514,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.78320179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"j97 a","issue":null,"first_page":"190","last_page":"193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10822","display_name":"Acoustic Wave Phenomena Research","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10822","display_name":"Acoustic Wave Phenomena Research","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9674000144004822,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10283","display_name":"Hearing Loss and Rehabilitation","score":0.9639000296592712,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7699974775314331},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7189078330993652},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.6928512454032898},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5459626317024231},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.503490149974823},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4720609784126282},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43944239616394043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39695611596107483}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7699974775314331},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7189078330993652},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.6928512454032898},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5459626317024231},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.503490149974823},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4720609784126282},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43944239616394043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39695611596107483},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2017.7934556","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934556","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1509517508","https://openalex.org/W1679655396","https://openalex.org/W2054396699","https://openalex.org/W2465011248","https://openalex.org/W4233385860","https://openalex.org/W6630353132"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W2548514518","https://openalex.org/W2579932084","https://openalex.org/W1831349210","https://openalex.org/W2612099726","https://openalex.org/W2802530065","https://openalex.org/W1550409889","https://openalex.org/W1830510111"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,50,109],"three-dimensional":[3],"(3D)":[4],"sound":[5,17,29,93,104],"processor":[6,24,105],"architecture":[7,38],"that":[8],"includes":[9],"super-directional":[10,87],"modulation":[11,88],"intellectual":[12],"property":[13],"(IP)":[14],"and":[15,62,65,90,99,116],"3D":[16,92,103],"processing":[18,94],"IP":[19,89,95],"for":[20,85],"consumer":[21],"applications.":[22],"This":[23],"can":[25,75],"generate":[26],"realistic":[27],"small":[28],"fields":[30],"in":[31],"arbitrary":[32],"spaces":[33],"by":[34],"using":[35],"ultrasound.":[36],"The":[37,79,102],"is":[39,96],"designed":[40],"with":[41],"high-level":[42],"synthesis":[43],"as":[44,57],"the":[45,58,63,68,72,86,91],"design":[46,54],"methodology.":[47],"By":[48],"inputting":[49],"description":[51],"of":[52,60,67,82],"several":[53],"parameters,":[55],"such":[56],"number":[59],"IPs":[61],"order":[64],"coefficients":[66],"filters":[69],"on":[70,108],"SystemC,":[71],"processer":[73],"hardware":[74,83],"be":[76],"synthesized":[77],"automatically.":[78],"total":[80],"amount":[81],"used":[84],"6,021":[97],"Nets":[98],"1,292":[100],"LCs.":[101],"was":[106],"implemented":[107],"Xilinx":[110],"FPGA":[111],"to":[112],"verify":[113],"its":[114],"function":[115],"performance.":[117]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}