{"id":"https://openalex.org/W2620260349","doi":"https://doi.org/10.1109/ddecs.2017.7934555","title":"Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins","display_name":"Routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2620260349","doi":"https://doi.org/10.1109/ddecs.2017.7934555","mag":"2620260349"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2017.7934555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041968870","display_name":"Oliver Schrape","orcid":"https://orcid.org/0000-0002-3513-3239"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Oliver Schrape","raw_affiliation_strings":["IHP, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020432198","display_name":"Manuel Herrmann","orcid":null},"institutions":[{"id":"https://openalex.org/I39343248","display_name":"Humboldt-Universit\u00e4t zu Berlin","ror":"https://ror.org/01hcx6992","country_code":"DE","type":"education","lineage":["https://openalex.org/I39343248"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manuel Herrmann","raw_affiliation_strings":["Humboldt University Berlin, Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Humboldt University Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011103119","display_name":"Frank Winkler","orcid":"https://orcid.org/0000-0003-4892-6104"},"institutions":[{"id":"https://openalex.org/I39343248","display_name":"Humboldt-Universit\u00e4t zu Berlin","ror":"https://ror.org/01hcx6992","country_code":"DE","type":"education","lineage":["https://openalex.org/I39343248"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Frank Winkler","raw_affiliation_strings":["Humboldt University Berlin, Berlin, Germany"],"affiliations":[{"raw_affiliation_string":"Humboldt University Berlin, Berlin, Germany","institution_ids":["https://openalex.org/I39343248"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP, Frankfurt (Oder), Germany"],"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I92894754"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5041968870"],"corresponding_institution_ids":["https://openalex.org/I92894754"],"apc_list":null,"apc_paid":null,"fwci":0.43,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.64183079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"122","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6440650820732117},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6194249391555786},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5575342774391174},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4536660313606262},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.42978715896606445},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3788210153579712},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26070863008499146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21958890557289124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2034459114074707},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1496814787387848}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6440650820732117},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6194249391555786},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5575342774391174},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4536660313606262},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.42978715896606445},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3788210153579712},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26070863008499146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21958890557289124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2034459114074707},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1496814787387848},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2017.7934555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2017.7934555","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1999754676","https://openalex.org/W2108742901","https://openalex.org/W2144765857","https://openalex.org/W3145279777"],"related_works":["https://openalex.org/W3090875125","https://openalex.org/W2143608234","https://openalex.org/W88258363","https://openalex.org/W2119373721","https://openalex.org/W2134385741","https://openalex.org/W4200577934","https://openalex.org/W4380610161","https://openalex.org/W2085308054","https://openalex.org/W2111071331","https://openalex.org/W2512207362"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"alternative":[4],"fat-wire":[5],"routing":[6,18,52,62],"approach":[7],"for":[8,39],"differential":[9,27,112],"bipolar":[10,41],"high-speed":[11],"designs.":[12],"The":[13,78,93],"proposed":[14,35,90],"solution":[15],"obtains":[16],"parallel":[17],"and":[19,46,61,69,82,91],"well":[20],"balanced":[21],"capacitive":[22],"load":[23],"of":[24,58],"the":[25,34,56,74,83,120],"fully":[26,109],"signaling.":[28],"In":[29],"contrast":[30],"to":[31],"other":[32],"approaches,":[33],"flow":[36,88],"is":[37,96],"optimized":[38],"complex":[40],"CML/ECL":[42],"standard":[43,75,79,114],"cell":[44,67,80,115],"designs":[45],"technology":[47],"options":[48],"with":[49,111],"few":[50],"available":[51],"layers.":[53],"It":[54],"enables":[55],"use":[57],"advanced":[59],"placement":[60,68],"methods,":[63],"such":[64],"as":[65],"multi-oriented":[66],"in-place":[70],"optimization,":[71],"supported":[72],"by":[73],"CAD":[76],"tools.":[77],"requirements":[81],"corresponding":[84],"modified":[85],"digital":[86],"design":[87],"are":[89],"discussed.":[92],"presented":[94],"strategy":[95],"evaluated":[97],"on":[98],"a":[99],"12.5":[100],"GHz":[101],"PLL":[102],"feedback":[103],"clock":[104],"divider":[105],"which":[106],"has":[107],"been":[108],"implemented":[110],"ECL":[113],"gates.":[116],"A":[117],"discussion":[118],"regarding":[119],"obtained":[121],"results":[122],"finalizes":[123],"this":[124],"paper.":[125]},"counts_by_year":[{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}