{"id":"https://openalex.org/W2411311708","doi":"https://doi.org/10.1109/ddecs.2016.7482470","title":"A rule-based approach for minimizing power dissipation of digital circuits","display_name":"A rule-based approach for minimizing power dissipation of digital circuits","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2411311708","doi":"https://doi.org/10.1109/ddecs.2016.7482470","mag":"2411311708"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101500554","display_name":"Subrata Das","orcid":"https://orcid.org/0000-0002-0158-5739"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Subrata Das","raw_affiliation_strings":["Department of Computer Science & Engineering, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110256937","display_name":"Parthasarathi Dasgupta","orcid":null},"institutions":[{"id":"https://openalex.org/I71495548","display_name":"Indian Institute of Management Calcutta","ror":"https://ror.org/02zhewk16","country_code":"IN","type":"education","lineage":["https://openalex.org/I71495548"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Parthasarathi Dasgupta","raw_affiliation_strings":["MIS Group, Indian Institute of management Calcutta, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"MIS Group, Indian Institute of management Calcutta, Kolkata, India","institution_ids":["https://openalex.org/I71495548"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023119816","display_name":"Petr Fi\u0161er","orcid":"https://orcid.org/0000-0001-5306-6343"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Petr Fiser","raw_affiliation_strings":["Faculty of Information Technology, Czech Technical University in Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Czech Technical University in Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014643745","display_name":"Sudip Ghosh","orcid":"https://orcid.org/0000-0001-5750-2501"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sudip Ghosh","raw_affiliation_strings":["IIEST, School of VLSI Technology, Shibpur, Howrah, India"],"affiliations":[{"raw_affiliation_string":"IIEST, School of VLSI Technology, Shibpur, Howrah, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059700720","display_name":"Debesh K. Das","orcid":"https://orcid.org/0000-0003-1736-1497"},"institutions":[{"id":"https://openalex.org/I170979836","display_name":"Jadavpur University","ror":"https://ror.org/02af4h012","country_code":"IN","type":"education","lineage":["https://openalex.org/I170979836"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Debesh Kumar Das","raw_affiliation_strings":["Department of Computer Science & Engineering, Jadavpur University, Kolkata, India"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science & Engineering, Jadavpur University, Kolkata, India","institution_ids":["https://openalex.org/I170979836"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101500554"],"corresponding_institution_ids":["https://openalex.org/I170979836"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.0404254,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6784601211547852},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6397022008895874},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6272847652435303},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.625199019908905},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5758330821990967},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5178254246711731},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.47965243458747864},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45554178953170776},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.4325820505619049},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.42071232199668884},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30068862438201904},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2419470250606537},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.18385863304138184},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.06931141018867493},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.059782445430755615}],"concepts":[{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6784601211547852},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6397022008895874},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6272847652435303},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.625199019908905},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5758330821990967},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5178254246711731},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.47965243458747864},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45554178953170776},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.4325820505619049},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.42071232199668884},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30068862438201904},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2419470250606537},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.18385863304138184},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.06931141018867493},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.059782445430755615},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482470","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482470","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W133611888","https://openalex.org/W135066275","https://openalex.org/W633814207","https://openalex.org/W1543281322","https://openalex.org/W1543643719","https://openalex.org/W1561562902","https://openalex.org/W1997600529","https://openalex.org/W2083035570","https://openalex.org/W2100947134","https://openalex.org/W2103684670","https://openalex.org/W2120173677","https://openalex.org/W2156272775","https://openalex.org/W2158102622","https://openalex.org/W2159941490","https://openalex.org/W2162256736","https://openalex.org/W2163205571","https://openalex.org/W2164875860","https://openalex.org/W6605379083","https://openalex.org/W6605526171","https://openalex.org/W6620390849","https://openalex.org/W6632380943","https://openalex.org/W6632631254"],"related_works":["https://openalex.org/W2129746686","https://openalex.org/W3216125029","https://openalex.org/W2169318242","https://openalex.org/W2519098309","https://openalex.org/W3007588211","https://openalex.org/W4390738491","https://openalex.org/W2544896136","https://openalex.org/W3082411055","https://openalex.org/W2026504103","https://openalex.org/W1680348108"],"abstract_inverted_index":{"Minimization":[0],"of":[1,4,9,13,26,83,101],"power":[2,39,48,54,74],"dissipation":[3,40,55],"VLSI":[5],"circuits":[6,43,104,119],"is":[7,112],"one":[8],"the":[10,21,58,63,73,81,84,98,102,125],"major":[11,64],"concerns":[12],"recent":[14],"digital":[15,42,103,118],"circuit":[16,59],"design":[17],"primarily":[18],"due":[19,56],"to":[20,38,57,71],"ever":[22],"decreasing":[23],"feature":[24],"sizes":[25],"circuits,":[27],"higher":[28],"clock":[29],"frequencies":[30],"and":[31,49,124],"larger":[32],"die":[33],"sizes.":[34],"The":[35,109],"primary":[36],"contributors":[37],"in":[41,76],"include":[44],"leakage":[45],"power,":[46],"short-circuit":[47],"switching":[50,60,85,99],"power.":[51],"Of":[52],"these,":[53],"activity":[61,100],"constitutes":[62],"component.":[65],"As":[66],"such,":[67],"an":[68,92],"effective":[69],"mechanism":[70],"minimize":[72],"loss":[75],"such":[77],"cases":[78],"often":[79],"involves":[80],"minimization":[82],"activity.":[86],"In":[87],"this":[88],"paper,":[89],"we":[90],"propose":[91],"intelligent":[93],"rule-based":[94],"algorithm":[95,111],"for":[96,115],"reducing":[97],"at":[105],"logic":[106],"optimization":[107],"stage.":[108],"proposed":[110],"empirically":[113],"tested":[114],"several":[116],"standard":[117],"with":[120],"Synopsys":[121],"EDA":[122],"tool":[123],"results":[126],"obtained":[127],"are":[128],"quite":[129],"encouraging.":[130]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}