{"id":"https://openalex.org/W2409932422","doi":"https://doi.org/10.1109/ddecs.2016.7482461","title":"Multi-objective BDD optimization for RRAM based circuit design","display_name":"Multi-objective BDD optimization for RRAM based circuit design","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2409932422","doi":"https://doi.org/10.1109/ddecs.2016.7482461","mag":"2409932422"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/handle/20.500.14299/133425","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069467241","display_name":"Saeideh Shirinzadeh","orcid":"https://orcid.org/0000-0002-8824-1428"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Saeideh Shirinzadeh","raw_affiliation_strings":["Department of Mathematics and Computer Science, University of Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Mathematics and Computer Science, University of Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084007478","display_name":"Mathias Soeken","orcid":"https://orcid.org/0000-0002-0229-8766"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Mathias Soeken","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071742136","display_name":"Rolf Drechsler","orcid":"https://orcid.org/0000-0002-9872-1740"},"institutions":[{"id":"https://openalex.org/I33256026","display_name":"German Research Centre for Artificial Intelligence","ror":"https://ror.org/01ayc5b57","country_code":"DE","type":"funder","lineage":["https://openalex.org/I33256026"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rolf Drechsler","raw_affiliation_strings":["Cyber-Physical Systems, DFKI GmbH, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"Cyber-Physical Systems, DFKI GmbH, Bremen, Germany","institution_ids":["https://openalex.org/I33256026"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069467241"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":1.8376,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.86472516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.7522675395011902},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.742705762386322},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6608778238296509},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.6170753240585327},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.596867561340332},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.49852633476257324},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.46297118067741394},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.4491269588470459},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43362146615982056},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40020349621772766},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34593576192855835},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.30160707235336304},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1427059769630432},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13245677947998047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11994868516921997},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11742308735847473}],"concepts":[{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.7522675395011902},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.742705762386322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6608778238296509},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.6170753240585327},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.596867561340332},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.49852633476257324},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.46297118067741394},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.4491269588470459},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43362146615982056},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40020349621772766},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34593576192855835},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.30160707235336304},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1427059769630432},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13245677947998047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11994868516921997},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11742308735847473},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2016.7482461","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482461","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:224842","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/133425","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:224842","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/133425","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320324729","display_name":"Universit\u00e4t Bremen","ror":"https://ror.org/04ers2y35"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W99032621","https://openalex.org/W1589504134","https://openalex.org/W1981484129","https://openalex.org/W1987737036","https://openalex.org/W2004079116","https://openalex.org/W2004823737","https://openalex.org/W2025674646","https://openalex.org/W2030834420","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2086867508","https://openalex.org/W2126105956","https://openalex.org/W2135453964","https://openalex.org/W2141472133","https://openalex.org/W2149479807","https://openalex.org/W2154637754","https://openalex.org/W2156235172","https://openalex.org/W2162651880","https://openalex.org/W2286699138","https://openalex.org/W2546945562","https://openalex.org/W4250447890","https://openalex.org/W4378744510","https://openalex.org/W6604038483","https://openalex.org/W6635269823"],"related_works":["https://openalex.org/W2385500201","https://openalex.org/W2897221596","https://openalex.org/W2792046494","https://openalex.org/W2130436191","https://openalex.org/W2145877535","https://openalex.org/W3151104768","https://openalex.org/W2409932422","https://openalex.org/W4206210640","https://openalex.org/W3108677137","https://openalex.org/W4293054835"],"abstract_inverted_index":{"Resistive":[0,21],"switching":[1],"property":[2],"enables":[3],"various":[4],"promising":[5],"applications":[6],"such":[7],"as":[8],"design":[9],"of":[10,51,64,88,99,111,117],"non-volatile":[11],"in-memory":[12],"computing":[13],"devices":[14],"which":[15],"has":[16],"attracted":[17],"high":[18],"attention":[19],"to":[20,43,85,109],"Random":[22],"Access":[23],"Memories":[24],"(RRAMs).":[25],"In":[26],"this":[27,55],"work,":[28],"we":[29],"present":[30],"a":[31,74],"multi-objective":[32,126],"BDD":[33,45,65,81],"optimization":[34,82],"approach":[35],"for":[36,79],"RRAM":[37],"based":[38],"logic":[39],"circuit":[40],"design.":[41],"Dissimilar":[42],"classical":[44],"optimization,":[46],"evaluating":[47],"the":[48,52,62,86,95,100,112,124],"cost":[49],"metrics":[50],"circuits":[53],"in":[54,132,136],"case":[56],"does":[57],"not":[58],"only":[59],"depend":[60],"on":[61],"number":[63,87],"nodes":[66],"but":[67],"is":[68,116],"more":[69],"advanced.":[70],"We":[71],"have":[72],"utilized":[73],"non-dominated":[75],"sorting":[76],"genetic":[77,127],"algorithm":[78,105,128],"bi-objective":[80],"with":[83,138],"respect":[84],"required":[89],"RRAMs":[90],"and":[91,97],"computational":[92],"steps":[93],"addressing":[94],"area":[96],"delay":[98],"resulting":[101],"circuits,":[102],"respectively.":[103],"The":[104],"also":[106],"allows":[107],"preference":[108],"one":[110],"objectives":[113],"if":[114],"it":[115],"higher":[118],"significance.":[119],"Experimental":[120],"results":[121],"show":[122],"that":[123],"proposed":[125],"achieves":[129],"considerable":[130],"reduction":[131],"both":[133],"aforementioned":[134],"criteria":[135],"comparison":[137],"an":[139],"existing":[140],"approach.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}