{"id":"https://openalex.org/W2413311472","doi":"https://doi.org/10.1109/ddecs.2016.7482453","title":"A hybrid power modeling approach to enhance high-level power models","display_name":"A hybrid power modeling approach to enhance high-level power models","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2413311472","doi":"https://doi.org/10.1109/ddecs.2016.7482453","mag":"2413311472"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047195922","display_name":"Alejandro Nocua","orcid":"https://orcid.org/0000-0003-1148-7697"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Alejandro Nocua","raw_affiliation_strings":["LIRMM - CNRS / University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM - CNRS / University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089236739","display_name":"A. Virazel","orcid":"https://orcid.org/0000-0001-7398-7107"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Arnaud Virazel","raw_affiliation_strings":["LIRMM - CNRS / University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM - CNRS / University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074986688","display_name":"Alberto Bosio","orcid":"https://orcid.org/0000-0001-6116-7339"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Alberto Bosio","raw_affiliation_strings":["LIRMM - CNRS / University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM - CNRS / University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005116115","display_name":"Patrick Girard","orcid":"https://orcid.org/0000-0003-0722-8772"},"institutions":[{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4412460525"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Patrick Girard","raw_affiliation_strings":["LIRMM - CNRS / University of Montpellier, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM - CNRS / University of Montpellier, Montpellier, France","institution_ids":["https://openalex.org/I4210101743","https://openalex.org/I19894307","https://openalex.org/I1294671590"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022917857","display_name":"Cyril Chevalier","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Cyril Chevalier","raw_affiliation_strings":["STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5047195922"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56005276,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.767484188079834},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7662092447280884},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.7071722745895386},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5941928029060364},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5928049683570862},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5780104398727417},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5483572483062744},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.440203458070755},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4194837510585785},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.41783207654953003},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40800100564956665},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.325477659702301},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21763679385185242},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1951802670955658},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15655630826950073},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12245956063270569},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09669807553291321},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.090974360704422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.767484188079834},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7662092447280884},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.7071722745895386},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5941928029060364},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5928049683570862},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5780104398727417},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5483572483062744},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.440203458070755},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4194837510585785},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.41783207654953003},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40800100564956665},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.325477659702301},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21763679385185242},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1951802670955658},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15655630826950073},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12245956063270569},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09669807553291321},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.090974360704422},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2016.7482453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-01446854v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-01446854","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ddecs2016.fiit.stuba.sk/DDECS_2016/","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1501753213","https://openalex.org/W1996048505","https://openalex.org/W2000803472","https://openalex.org/W2019714160","https://openalex.org/W2083290023","https://openalex.org/W2132463029","https://openalex.org/W2137411780","https://openalex.org/W2540014409","https://openalex.org/W2553621330","https://openalex.org/W3145228709","https://openalex.org/W3149716051","https://openalex.org/W6729502964"],"related_works":["https://openalex.org/W1984744919","https://openalex.org/W2132930690","https://openalex.org/W2770599040","https://openalex.org/W1901380330","https://openalex.org/W4248324254","https://openalex.org/W3017219868","https://openalex.org/W2901324294","https://openalex.org/W3009812692","https://openalex.org/W2105980483","https://openalex.org/W2075164989"],"abstract_inverted_index":{"Power":[0],"management":[1],"techniques":[2,61],"are":[3,19,35,66],"applied":[4],"at":[5,39,62],"high":[6],"abstraction":[7,64],"levels":[8,41,65],"to":[9,29,91,101],"reduce":[10],"chip":[11],"power":[12,17,56,75,88,95,105],"consumption.":[13,96],"Accurate":[14],"and":[15,85,142],"efficient":[16,87],"models":[18,57,106],"needed":[20],"as":[21,23,45],"early":[22],"possible":[24],"in":[25],"the":[26,52,103,112,130,152],"design":[27],"flow":[28,90],"ensure":[30],"that":[31,144],"correct":[32],"saving":[33],"decisions":[34],"taken.":[36],"However,":[37],"accuracy":[38],"those":[40],"cannot":[42],"be":[43],"ensured,":[44],"there":[46],"is":[47,100],"not":[48],"exact":[49],"knowledge":[50],"of":[51,111,132],"circuit":[53],"structure.":[54],"Then,":[55],"based":[58,78],"on":[59,79,118,151],"estimation":[60,89],"lower":[63],"desired.":[67],"In":[68],"this":[69],"work,":[70],"we":[71,135,145],"propose":[72],"a":[73,124,148,155],"hybrid":[74],"modeling":[76],"approach":[77],"an":[80,86],"effective":[81],"library":[82],"characterization":[83],"methodology":[84],"accurately":[92],"assess":[93],"gate-level":[94],"The":[97],"main":[98],"idea":[99],"enhance":[102],"high-level":[104],"by":[107],"providing":[108],"realistic":[109],"information":[110],"physical":[113],"design.":[114],"We":[115],"perform":[116],"experiments":[117],"ISCAS'85":[119],"benchmark":[120],"circuits":[121],"synthesized":[122],"with":[123,139,154],"28nm":[125],"FDSOI":[126],"technology.":[127],"To":[128],"prove":[129],"validity":[131],"our":[133,137],"approach,":[134],"compare":[136],"results":[138],"SPECTRE":[140],"simulations":[141],"show":[143],"can":[146],"achieve":[147],"144X":[149],"speedup":[150],"runtime":[153],"transistor-like":[156],"accuracy.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}