{"id":"https://openalex.org/W2414440454","doi":"https://doi.org/10.1109/ddecs.2016.7482449","title":"Early-stage verification of power-management specification in low-power systems design","display_name":"Early-stage verification of power-management specification in low-power systems design","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2414440454","doi":"https://doi.org/10.1109/ddecs.2016.7482449","mag":"2414440454"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482449","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482449","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079722422","display_name":"Dominik Macko","orcid":"https://orcid.org/0000-0002-8235-2004"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"Dominik Macko","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012166109","display_name":"Katar\u00edna Jelemensk\u00e1","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Katarina Jelemenska","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063985077","display_name":"Pavel \u010ci\u010d\u00e1k","orcid":"https://orcid.org/0000-0002-3021-1971"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Pavel Cicak","raw_affiliation_strings":["Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics and Information Technologies, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5079722422"],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":0.86773991,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75036736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6807584166526794},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.6492455005645752},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6261571645736694},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5800888538360596},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5712640285491943},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5176935195922852},{"id":"https://openalex.org/keywords/system-requirements-specification","display_name":"System requirements specification","score":0.5026617050170898},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.4922155439853668},{"id":"https://openalex.org/keywords/power-management-system","display_name":"Power management system","score":0.4516843259334564},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.4336397051811218},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.42397570610046387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3930710256099701},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29263201355934143},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23782145977020264},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.20688840746879578},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17891386151313782},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0818212628364563}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6807584166526794},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.6492455005645752},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6261571645736694},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5800888538360596},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5712640285491943},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5176935195922852},{"id":"https://openalex.org/C84651959","wikidata":"https://www.wikidata.org/wiki/Q17052506","display_name":"System requirements specification","level":2,"score":0.5026617050170898},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4922155439853668},{"id":"https://openalex.org/C2778363213","wikidata":"https://www.wikidata.org/wiki/Q16938469","display_name":"Power management system","level":4,"score":0.4516843259334564},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.4336397051811218},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.42397570610046387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3930710256099701},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29263201355934143},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23782145977020264},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.20688840746879578},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17891386151313782},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0818212628364563},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482449","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482449","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1494277255","https://openalex.org/W1497420621","https://openalex.org/W1902294722","https://openalex.org/W1967810708","https://openalex.org/W1974295905","https://openalex.org/W1998492944","https://openalex.org/W2000079263","https://openalex.org/W2005989139","https://openalex.org/W2080513743","https://openalex.org/W2149449165","https://openalex.org/W2188511700","https://openalex.org/W4234966827","https://openalex.org/W4237807970","https://openalex.org/W6687397815"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4239594101","https://openalex.org/W229101532","https://openalex.org/W2113774150","https://openalex.org/W2188626039","https://openalex.org/W39641061"],"abstract_inverted_index":{"Power":[0],"consumption":[1],"becomes":[2],"a":[3,93],"dominant":[4],"problem":[5],"in":[6],"current":[7],"hardware-systems":[8],"design.":[9],"It":[10,91],"is":[11,37],"most":[12],"commonly":[13],"dealt":[14],"with":[15],"use":[16],"of":[17,66,87,101],"power-management":[18,35,60],"techniques,":[19],"such":[20,56],"as":[21],"clock":[22],"gating,":[23,25],"power":[24,102],"or":[26],"voltage":[27],"and":[28,41,98],"frequency":[29],"scaling.":[30],"In":[31],"modern":[32],"complex":[33],"systems,":[34],"adoption":[36],"difficult":[38],"to":[39,45,95],"achieve,":[40],"therefore":[42],"new":[43],"approaches":[44],"simplify":[46],"power-managed":[47],"systems":[48],"design":[49,67],"are":[50],"evolving.":[51],"We":[52],"have":[53],"also":[54],"proposed":[55,73],"an":[57],"approach,":[58,75],"simplifying":[59],"specification":[61,85,100],"at":[62,82],"the":[63,72,83,88],"system":[64,89],"level":[65],"abstraction.":[68],"This":[69],"paper":[70],"describes":[71],"verification":[74],"which":[76],"can":[77],"take":[78],"place":[79],"continuously,":[80],"beginning":[81],"early":[84],"stage":[86],"development.":[90],"helps":[92],"designer":[94],"create":[96],"correct":[97],"consistent":[99],"management.":[103]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-02-20T08:17:22.645390","created_date":"2025-10-10T00:00:00"}