{"id":"https://openalex.org/W2414280258","doi":"https://doi.org/10.1109/ddecs.2016.7482448","title":"Built-in self-repair architecture generator for digital cores","display_name":"Built-in self-repair architecture generator for digital cores","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2414280258","doi":"https://doi.org/10.1109/ddecs.2016.7482448","mag":"2414280258"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014966944","display_name":"\u0160tefan Kri\u0161tof\u00edk","orcid":"https://orcid.org/0000-0002-9995-460X"},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"funder","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":true,"raw_author_name":"Stefan Kristofik","raw_affiliation_strings":["Slovak Academy of Sciences, Institute of Informatics, Bratislava, Slovak Republic"],"affiliations":[{"raw_affiliation_string":"Slovak Academy of Sciences, Institute of Informatics, Bratislava, Slovak Republic","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045329378","display_name":"Marcel Bal\u00e1\u017e","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"funder","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Marcel Balaz","raw_affiliation_strings":["Slovak Academy of Sciences, Institute of Informatics, Bratislava, Slovak Republic"],"affiliations":[{"raw_affiliation_string":"Slovak Academy of Sciences, Institute of Informatics, Bratislava, Slovak Republic","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014966944"],"corresponding_institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.66174535,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7565245032310486},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5379870533943176},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5250071287155151},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4940093159675598},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49277642369270325},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4900451898574829},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4684790372848511},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4614506959915161},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4402358829975128},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3762665390968323},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1449989676475525},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13571467995643616},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07934445142745972}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7565245032310486},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5379870533943176},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5250071287155151},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4940093159675598},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49277642369270325},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4900451898574829},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4684790372848511},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4614506959915161},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4402358829975128},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3762665390968323},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1449989676475525},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13571467995643616},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07934445142745972},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324262","display_name":"Birla Institute of Scientific Research","ror":"https://ror.org/0203yhg37"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1573983040","https://openalex.org/W1583811450","https://openalex.org/W1590318409","https://openalex.org/W1954185949","https://openalex.org/W2010723112","https://openalex.org/W2057882245","https://openalex.org/W2122053952","https://openalex.org/W2129842079","https://openalex.org/W2137621397","https://openalex.org/W2154344146","https://openalex.org/W2158303336","https://openalex.org/W2242458479","https://openalex.org/W2495473772","https://openalex.org/W6634805447","https://openalex.org/W6635282379","https://openalex.org/W6690302409"],"related_works":["https://openalex.org/W1885164404","https://openalex.org/W1569711686","https://openalex.org/W2204754129","https://openalex.org/W2098419840","https://openalex.org/W1944377106","https://openalex.org/W1966764473","https://openalex.org/W1996820488","https://openalex.org/W2901661247","https://openalex.org/W2130565894","https://openalex.org/W4312497944"],"abstract_inverted_index":{"Built-in":[0],"self-repair":[1],"(BISR)":[2],"concept":[3,27],"is":[4,36,99,105,121],"widely":[5],"utilized":[6],"and":[7,39,64,117],"proven":[8],"by":[9],"industry":[10],"to":[11],"increase":[12],"the":[13,49,94,118,122,127,131],"reliability":[14],"of":[15,24,51,66,93,109,126],"regular":[16,52],"structures":[17,31],"such":[18,32],"as":[19,33],"memory":[20],"cores.":[21],"The":[22,101],"idea":[23],"using":[25],"this":[26,87],"in":[28,54],"mostly":[29],"irregular":[30],"logic":[34,56,83,111],"cores":[35],"quite":[37],"new":[38,90],"represents":[40],"a":[41,55,89,106],"challenging":[42],"task":[43],"with":[44],"many":[45],"problems":[46],"involved;":[47],"e.g.":[48],"identification":[50],"parts":[53],"core":[57,112],"suitable":[58],"for":[59,73,130],"reconfiguration,":[60],"excessive":[61],"area":[62],"overhead":[63],"complexity":[65],"reconfiguration":[67,97],"logic,":[68],"etc.":[69],"Current":[70],"promising":[71],"solutions":[72],"an":[74],"efficient":[75],"BISR":[76,96,128],"architecture":[77,98,129],"design":[78],"are":[79],"based":[80],"on":[81],"reconfigurable":[82],"blocks":[84],"(RLBs).":[85],"In":[86],"paper,":[88],"automated":[91],"generator":[92],"adequate":[95],"proposed.":[100],"generation":[102],"process":[103],"input":[104],"simple":[107],"description":[108,125],"arbitrary":[110],"already":[113],"divided":[114],"into":[115],"RLBs":[116],"generated":[119],"output":[120],"synthesizable":[123],"HDL":[124],"core.":[132]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}