{"id":"https://openalex.org/W2409045768","doi":"https://doi.org/10.1109/ddecs.2016.7482447","title":"Verification approach based on emulation technology","display_name":"Verification approach based on emulation technology","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2409045768","doi":"https://doi.org/10.1109/ddecs.2016.7482447","mag":"2409045768"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065897022","display_name":"Arkadiusz Koczor","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Arkadiusz Koczor","raw_affiliation_strings":["Evatronix S.A., Bielsko-Biala, Poland"],"affiliations":[{"raw_affiliation_string":"Evatronix S.A., Bielsko-Biala, Poland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085221872","display_name":"\u0141ukasz Matoga","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lukasz Matoga","raw_affiliation_strings":["Evatronix S.A., Bielsko-Biala, Poland"],"affiliations":[{"raw_affiliation_string":"Evatronix S.A., Bielsko-Biala, Poland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068399176","display_name":"Piotr Penkala","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Piotr Penkala","raw_affiliation_strings":["Evatronix S.A., Bielsko-Biala, Poland"],"affiliations":[{"raw_affiliation_string":"Evatronix S.A., Bielsko-Biala, Poland","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102920694","display_name":"Adam Pawlak","orcid":"https://orcid.org/0000-0002-5117-3388"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Adam Pawlak","raw_affiliation_strings":["Institute of Electronics Silesian, University of Technology Gliwice, Poland"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics Silesian, University of Technology Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5065897022"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0712,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.78648196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"11","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9246859550476074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7476630806922913},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7429125308990479},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7244367599487305},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.7146972417831421},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7093080282211304},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.646206259727478},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6153244376182556},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5650636553764343},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42978528141975403},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.42347198724746704},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3803806006908417},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32941365242004395},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.3243493139743805}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9246859550476074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7476630806922913},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7429125308990479},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7244367599487305},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.7146972417831421},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7093080282211304},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.646206259727478},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6153244376182556},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5650636553764343},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42978528141975403},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.42347198724746704},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3803806006908417},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32941365242004395},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.3243493139743805},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482447","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482447","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1541510538","https://openalex.org/W1561909715","https://openalex.org/W1600073733","https://openalex.org/W1651060577","https://openalex.org/W1978507093","https://openalex.org/W2014697186","https://openalex.org/W2025229306","https://openalex.org/W2086053354","https://openalex.org/W2093722143","https://openalex.org/W2109847128","https://openalex.org/W2119759435","https://openalex.org/W2121066557","https://openalex.org/W2160026097","https://openalex.org/W2410900624","https://openalex.org/W3205806031","https://openalex.org/W6632526158","https://openalex.org/W6644771106","https://openalex.org/W6673632395","https://openalex.org/W6676491019","https://openalex.org/W6803067242","https://openalex.org/W7014755285"],"related_works":["https://openalex.org/W1869168044","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2132158385","https://openalex.org/W2129151116","https://openalex.org/W2170071008","https://openalex.org/W2110651346","https://openalex.org/W1928822090"],"abstract_inverted_index":{"The":[0,40,116],"paper":[1,117],"presents":[2,24],"a":[3,15,25,87,104,136],"scalable":[4],"architecture":[5],"for":[6,57,63],"fast":[7,60],"emulation":[8,64,125],"of":[9,31,38,43,75,98,113,123,139],"Systems-on-Chip.":[10],"It":[11,102],"is":[12],"implemented":[13],"on":[14,120],"dedicated":[16,44],"modular":[17],"FPGA-based":[18],"hardware":[19,45],"platform.":[20],"This":[21,130],"verification":[22,33,100],"eco-system":[23],"new":[26],"approach":[27],"to":[28,52,68,135],"improve":[29],"efficiency":[30],"the":[32,73,82,121,124],"process":[34],"through":[35],"hardware-based":[36],"acceleration":[37],"tests.":[39],"system":[41],"consists":[42],"modules":[46],"and":[47,80,91,111],"third-party;":[48],"easy-to-get":[49],"evaluation":[50],"boards":[51],"provide":[53],"an":[54],"affordable":[55],"solution":[56,90,131],"SMEs":[58],"with":[59],"bring-up":[61],"time":[62],"purposes.":[65],"By":[66],"complying":[67],"many":[69],"industry":[70],"standards":[71],"in":[72,95,127],"areas":[74],"communication":[76],"interfaces,":[77],"memory":[78],"modules,":[79],"connectors,":[81],"presented":[83],"platform":[84],"acts":[85],"as":[86],"cost-effective,":[88],"desktop-size":[89],"can":[92],"be":[93,133],"used":[94],"early":[96],"stages":[97],"hardware-assisted":[99],"process.":[101],"provides":[103],"debug":[105],"capability":[106],"which":[107],"enables":[108],"quick":[109],"identification":[110],"elimination":[112],"implementation":[114],"bugs.":[115],"also":[118],"reports":[119],"use":[122],"environment":[126],"FPGA-in-the-Loop":[128],"simulation.":[129],"may":[132],"applied":[134],"broad":[137],"range":[138],"applications.":[140]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}