{"id":"https://openalex.org/W2417916731","doi":"https://doi.org/10.1109/ddecs.2016.7482442","title":"Impedance calculation based method for AC fault analysis of mixed-signal circuits","display_name":"Impedance calculation based method for AC fault analysis of mixed-signal circuits","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2417916731","doi":"https://doi.org/10.1109/ddecs.2016.7482442","mag":"2417916731"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482442","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482442","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018694023","display_name":"Juraj Brenku\u015d","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Juraj Brenkus","raw_affiliation_strings":["Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030204131","display_name":"Viera Stopjakov\u00e1","orcid":"https://orcid.org/0000-0002-0010-8965"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Viera Stopjakova","raw_affiliation_strings":["Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017437796","display_name":"Luk\u00e1\u0161 Nagy","orcid":"https://orcid.org/0000-0002-9440-7025"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Lukas Nagy","raw_affiliation_strings":["Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082791477","display_name":"Daniel Arbet","orcid":"https://orcid.org/0000-0001-9412-4503"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Daniel Arbet","raw_affiliation_strings":["Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Integrated Circuits Design and Test, Slovak University of Technology in Bratislava, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04160942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9919999837875366,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.977400004863739,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.6746498346328735},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5876417756080627},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5783593654632568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5559577345848083},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4902653992176056},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.4898797869682312},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.472832053899765},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45686906576156616},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25692465901374817},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22457334399223328},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12130564451217651},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1183515191078186},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.06236425042152405}],"concepts":[{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.6746498346328735},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5876417756080627},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5783593654632568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5559577345848083},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4902653992176056},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.4898797869682312},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.472832053899765},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45686906576156616},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25692465901374817},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22457334399223328},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12130564451217651},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1183515191078186},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.06236425042152405},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482442","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482442","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323641","display_name":"Vedeck\u00e1 Grantov\u00e1 Agent\u00fara M\u0160VVa\u0160 SR a SAV","ror":"https://ror.org/044gwpv05"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1605926462","https://openalex.org/W1967242261","https://openalex.org/W1991430328","https://openalex.org/W2002530187","https://openalex.org/W2005070878","https://openalex.org/W2023170340","https://openalex.org/W2075120365","https://openalex.org/W2112501613","https://openalex.org/W2127145135","https://openalex.org/W2127184778","https://openalex.org/W2144590228","https://openalex.org/W2157090213","https://openalex.org/W2963637360"],"related_works":["https://openalex.org/W2542439796","https://openalex.org/W2356048238","https://openalex.org/W4224288062","https://openalex.org/W2128309414","https://openalex.org/W3128753656","https://openalex.org/W2040841734","https://openalex.org/W2015676400","https://openalex.org/W2117283676","https://openalex.org/W3202183310","https://openalex.org/W2393144863"],"abstract_inverted_index":{"An":[0],"alternative":[1],"method":[2,13,31,48],"of":[3,29],"fault":[4],"simulation":[5],"is":[6,14],"presented":[7],"in":[8,19],"this":[9],"paper.":[10],"The":[11],"proposed":[12],"based":[15],"on":[16,43],"impedance":[17],"calculations":[18],"the":[20,30,51],"circuit":[21],"under":[22],"test.":[23],"Calculation":[24],"time":[25,54],"and":[26,34,38,55],"other":[27],"properties":[28],"are":[32,41],"addressed":[33],"evaluated.":[35],"Possible":[36],"application":[37],"results":[39],"evaluation":[40],"demonstrated":[42],"an":[44],"experimental":[45],"circuit.":[46],"This":[47],"could":[49],"improve":[50],"test":[52],"development":[53],"quality.":[56]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}