{"id":"https://openalex.org/W2412676732","doi":"https://doi.org/10.1109/ddecs.2016.7482441","title":"Parity Waterfall method","display_name":"Parity Waterfall method","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2412676732","doi":"https://doi.org/10.1109/ddecs.2016.7482441","mag":"2412676732"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028344823","display_name":"Jaroslav Boreck\u00fd","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Jaroslav Borecky","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021726101","display_name":"Martin Kohl\u00edk","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Martin Kohlik","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101906485","display_name":"Hana Kub\u00e1tov\u00e1","orcid":"https://orcid.org/0000-0002-5011-6891"},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Hana Kubatova","raw_affiliation_strings":["Department of Digital Design, Czech Technical University in Prague, Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Digital Design, Czech Technical University in Prague, Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028344823"],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64520703,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/waterfall","display_name":"Waterfall","score":0.8498404026031494},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7924545407295227},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7190068960189819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6485520005226135},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5921880602836609},{"id":"https://openalex.org/keywords/waterfall-model","display_name":"Waterfall model","score":0.5786778926849365},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.48756569623947144},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4582149386405945},{"id":"https://openalex.org/keywords/parity-bit","display_name":"Parity bit","score":0.439565509557724},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.41650691628456116},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3973582088947296},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3755313754081726},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32396385073661804},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32116466760635376},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.31663233041763306}],"concepts":[{"id":"https://openalex.org/C121012721","wikidata":"https://www.wikidata.org/wiki/Q34038","display_name":"Waterfall","level":2,"score":0.8498404026031494},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7924545407295227},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7190068960189819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6485520005226135},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5921880602836609},{"id":"https://openalex.org/C20505762","wikidata":"https://www.wikidata.org/wiki/Q478175","display_name":"Waterfall model","level":3,"score":0.5786778926849365},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.48756569623947144},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4582149386405945},{"id":"https://openalex.org/C131521367","wikidata":"https://www.wikidata.org/wiki/Q625502","display_name":"Parity bit","level":2,"score":0.439565509557724},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.41650691628456116},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3973582088947296},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3755313754081726},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32396385073661804},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32116466760635376},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.31663233041763306},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2016.7482441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1500893261","https://openalex.org/W1821730155","https://openalex.org/W2002785564","https://openalex.org/W2005746619","https://openalex.org/W2020019778","https://openalex.org/W2084744852","https://openalex.org/W2088559447","https://openalex.org/W2100644384","https://openalex.org/W2106635847","https://openalex.org/W2116097016","https://openalex.org/W2144652685","https://openalex.org/W2145071552","https://openalex.org/W2161076388","https://openalex.org/W4237252402","https://openalex.org/W4243597858","https://openalex.org/W6638337804"],"related_works":["https://openalex.org/W2014165129","https://openalex.org/W2154814801","https://openalex.org/W2376859467","https://openalex.org/W2017736121","https://openalex.org/W1972395546","https://openalex.org/W2038293309","https://openalex.org/W3163714531","https://openalex.org/W4309935840","https://openalex.org/W2764789987","https://openalex.org/W1537198282"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,47,74,91,123],"method":[4,43,80,96,119,147],"for":[5,148],"improvement":[6],"of":[7,11,29,50,53,60,62,68,73,104,114,142,150],"the":[8,26,33,57,63,69,78,101,115,134,140,143,151],"fault-coverage":[9],"capabilities":[10],"Field":[12],"Programmable":[13],"Gate":[14],"Array":[15],"(FPGA)":[16],"designs.":[17],"It":[18],"utilizes":[19],"Concurrent":[20],"Error":[21],"Detection":[22],"(CED)":[23],"techniques":[24],"and":[25,107,154],"basic":[27],"architectures":[28],"actual":[30],"modern":[31],"FPGAs":[32],"Look-Up":[34],"Table":[35],"(LUT)":[36],"with":[37,90,122,128,145],"two":[38],"outputs.":[39],"Proposed":[40],"Parity":[41],"Waterfall":[42],"is":[44,97,137,158],"based":[45],"on":[46],"cascade":[48],"(waterfall)":[49],"several":[51],"waves":[52],"inner":[54],"parity":[55,59,117],"generating":[56],"final":[58],"outputs":[61],"whole":[64],"circuit.":[65],"The":[66,95,111],"utilization":[67],"(mostly)":[70],"unused":[71],"output":[72],"two-output":[75],"LUT":[76,88],"allows":[77],"proposed":[79,116],"to":[81],"cover":[82],"any":[83],"single":[84],"possible":[85],"routing":[86],"or":[87],"fault":[89,156],"small":[92],"area":[93,135],"overhead.":[94],"experimentally":[98],"evaluated":[99],"using":[100,108],"standard":[102],"set":[103],"IWLS2005":[105],"benchmarks":[106],"our":[109],"simulator/emulator.":[110],"experimental":[112],"results":[113,131],"waterfall":[118],"are":[120],"compared":[121],"similar":[124],"existing":[125],"technique":[126],"(duplication":[127],"comparison).":[129],"These":[130],"show":[132],"that":[133],"overhead":[136,141],"smaller":[138],"than":[139],"duplication":[144],"comparison":[146],"all":[149],"tested":[152],"circuits":[153],"100%":[155],"coverage":[157],"achieved.":[159]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}