{"id":"https://openalex.org/W2415900752","doi":"https://doi.org/10.1109/ddecs.2016.7482440","title":"Exploiting error detection latency for parity-based soft error detection","display_name":"Exploiting error detection latency for parity-based soft error detection","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2415900752","doi":"https://doi.org/10.1109/ddecs.2016.7482440","mag":"2415900752"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2016.7482440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028584057","display_name":"G\u00f6k\u00e7e Aydos","orcid":"https://orcid.org/0000-0002-4183-9086"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Gokce Aydos","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008766097","display_name":"G\u00f6rschwin Fey","orcid":"https://orcid.org/0000-0001-6433-6265"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Goerschwin Fey","raw_affiliation_strings":["University of Bremen, Bremen, Germany"],"affiliations":[{"raw_affiliation_string":"University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5028584057"],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04223569,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.756631076335907},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6299395561218262},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.629105269908905},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.550300121307373},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5446218848228455},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5183147192001343},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5179418921470642},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.50583815574646},{"id":"https://openalex.org/keywords/parity-bit","display_name":"Parity bit","score":0.4445567727088928},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4343237578868866},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.432010293006897},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.35002249479293823},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2929912209510803},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.28262388706207275},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.1152447760105133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0915692150592804}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.756631076335907},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6299395561218262},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.629105269908905},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.550300121307373},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5446218848228455},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5183147192001343},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5179418921470642},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.50583815574646},{"id":"https://openalex.org/C131521367","wikidata":"https://www.wikidata.org/wiki/Q625502","display_name":"Parity bit","level":2,"score":0.4445567727088928},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4343237578868866},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.432010293006897},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.35002249479293823},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2929912209510803},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.28262388706207275},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.1152447760105133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0915692150592804},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2016.7482440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2016.7482440","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:elib.dlr.de:105827","is_oa":false,"landing_page_url":"https://doi.org/10.1109/DDECS.2016.7482440>.","pdf_url":null,"source":{"id":"https://openalex.org/S4377196266","display_name":"elib (German Aerospace Center)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2898391981","host_organization_name":"Deutsches Zentrum f\u00fcr Luft- und Raumfahrt e. V. (DLR)","host_organization_lineage":["https://openalex.org/I2898391981"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1541483005","https://openalex.org/W1906369229","https://openalex.org/W1947215095","https://openalex.org/W2120185818","https://openalex.org/W2139777941","https://openalex.org/W2205040419","https://openalex.org/W2259120119","https://openalex.org/W4206707433","https://openalex.org/W4252679055","https://openalex.org/W6640744176","https://openalex.org/W6692113526"],"related_works":["https://openalex.org/W2995137536","https://openalex.org/W1749592617","https://openalex.org/W2537369590","https://openalex.org/W2116473596","https://openalex.org/W2007710086","https://openalex.org/W2110991008","https://openalex.org/W2126481660","https://openalex.org/W2068711101","https://openalex.org/W3182233882","https://openalex.org/W2358210862"],"abstract_inverted_index":{"Local":[0],"triple":[1],"modular":[2],"redundancy":[3],"(LTMR)":[4],"is":[5,66],"often":[6],"the":[7,39,52,56,59,67,71,83,99,104,111,115],"first":[8],"choice":[9],"to":[10,24,37,89,96,127],"harden":[11],"a":[12,32,122],"flash-based":[13,44],"FPGA":[14],"application":[15,57],"against":[16],"soft":[17],"errors":[18],"in":[19,82],"space.":[20],"Unfortunately,":[21],"LTMR":[22,120],"leads":[23],"at":[25],"least":[26],"300%":[27],"area":[28],"overhead.":[29],"We":[30],"propose":[31],"parity-based":[33,64],"error":[34,77,106],"detection":[35,78],"approach,":[36],"use":[38],"limited":[40],"resources":[41],"of":[42,63,98,103,119],"space-proven":[43],"FPGAs":[45],"more":[46],"area-efficiently;":[47],"this":[48,76,92],"method":[49],"can":[50,85],"be":[51,86],"key":[53],"for":[54],"fitting":[55],"onto":[58],"FPGA.":[60],"A":[61],"drawback":[62],"hardening":[65],"significant":[68],"impact":[69],"on":[70],"critical":[72,100,116],"path.":[73],"To":[74],"alleviate":[75],"latency,":[79],"pipeline":[80],"structures":[81],"design":[84],"utilized.":[87],"According":[88],"our":[90],"results,":[91],"eliminates":[93],"from":[94,125],"22%":[95],"65%":[97],"path":[101,117],"overhead":[102,118],"unpipelined":[105],"detection.":[107],"Compared":[108],"with":[109],"LTMR,":[110],"new":[112],"approach":[113],"increases":[114],"by":[121],"factor":[123],"varying":[124],"2":[126],"7.":[128]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}