{"id":"https://openalex.org/W2168970310","doi":"https://doi.org/10.1109/ddecs.2014.6868794","title":"Protecting combinational logic in pipelined microprocessor cores against transient and permanent faults","display_name":"Protecting combinational logic in pipelined microprocessor cores against transient and permanent faults","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2168970310","doi":"https://doi.org/10.1109/ddecs.2014.6868794","mag":"2168970310"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048854634","display_name":"Imran Wali","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"I. Wali","raw_affiliation_strings":["LIRMM, University of Montpellier 2/CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier 2/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089236739","display_name":"A. Virazel","orcid":"https://orcid.org/0000-0001-7398-7107"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Virazel","raw_affiliation_strings":["LIRMM, University of Montpellier 2/CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier 2/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074986688","display_name":"Alberto Bosio","orcid":"https://orcid.org/0000-0001-6116-7339"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Bosio","raw_affiliation_strings":["LIRMM, University of Montpellier 2/CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier 2/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001777299","display_name":"Luigi Dilillo","orcid":"https://orcid.org/0000-0002-1295-2688"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Dilillo","raw_affiliation_strings":["LIRMM, University of Montpellier 2/CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier 2/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005116115","display_name":"Patrick Girard","orcid":"https://orcid.org/0000-0003-0722-8772"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Girard","raw_affiliation_strings":["LIRMM, University of Montpellier 2/CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier 2/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":null,"display_name":"A. Todri","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I19894307","display_name":"Universit\u00e9 de Montpellier","ror":"https://ror.org/051escj72","country_code":"FR","type":"education","lineage":["https://openalex.org/I19894307"]},{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Todri","raw_affiliation_strings":["LIRMM, University of Montpellier 2/CNRS, Montpellier, France"],"affiliations":[{"raw_affiliation_string":"LIRMM, University of Montpellier 2/CNRS, Montpellier, France","institution_ids":["https://openalex.org/I19894307","https://openalex.org/I1294671590","https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5048854634"],"corresponding_institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I19894307","https://openalex.org/I4210101743"],"apc_list":null,"apc_paid":null,"fwci":0.6383,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.7518603,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"223","last_page":"225"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8251814842224121},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7636010050773621},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6823465824127197},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6774662733078003},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.6668428182601929},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5629221200942993},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5611608028411865},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5235159993171692},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5185949802398682},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.517642080783844},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5018825531005859},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38129132986068726},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2828517258167267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25520986318588257},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20389634370803833},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16001474857330322}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8251814842224121},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7636010050773621},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6823465824127197},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6774662733078003},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.6668428182601929},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5629221200942993},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5611608028411865},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5235159993171692},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5185949802398682},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.517642080783844},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5018825531005859},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38129132986068726},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2828517258167267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25520986318588257},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20389634370803833},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16001474857330322},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2014.6868794","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868794","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-01248598v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-01248598","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DDECS: Design and Diagnostics of Electronic Circuits and Systems, Apr 2014, Warsaw, Poland. pp.223-225, ⟨10.1109/DDECS.2014.6868794⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1935014183","https://openalex.org/W2007710086","https://openalex.org/W2045845641","https://openalex.org/W2073683775","https://openalex.org/W2114626867","https://openalex.org/W2157843352","https://openalex.org/W2158359146","https://openalex.org/W2169213530","https://openalex.org/W2546394767","https://openalex.org/W2889404990","https://openalex.org/W3139926566","https://openalex.org/W6729382428"],"related_works":["https://openalex.org/W2531550288","https://openalex.org/W2149041233","https://openalex.org/W2171347834","https://openalex.org/W2066042903","https://openalex.org/W3040935927","https://openalex.org/W1993206924","https://openalex.org/W2066664769","https://openalex.org/W2168546702","https://openalex.org/W2897915160","https://openalex.org/W2518564956"],"abstract_inverted_index":{"CMOS":[0],"technology":[1],"trends":[2],"at":[3],"one":[4,93],"side":[5,34],"open":[6],"up":[7],"some":[8,37],"opportunities":[9],"like":[10,39],"making":[11,40],"small":[12],"and":[13,45,62,119],"power":[14],"efficient":[15,54],"devices":[16,41],"available,":[17],"which":[18],"in":[19,65,74,88,95],"turn":[20],"allow":[21],"to":[22,43,58,113],"put":[23],"more":[24],"functionality":[25],"into":[26],"a":[27,107],"single":[28],"chip.":[29],"However,":[30],"on":[31,106],"the":[32,76,91],"other":[33],"it":[35,115],"poses":[36],"challenges":[38],"vulnerable":[42],"hard":[44],"soft":[46],"errors.":[47],"In":[48],"this":[49,104],"paper":[50],"we":[51],"propose":[52],"an":[53,98],"fault-tolerant":[55],"architecture":[56],"able":[57],"deal":[59],"with":[60],"permanent":[61,120],"transient":[63,118],"faults":[64],"combinational":[66,77],"parts":[67,79],"of":[68],"pipeline":[69],"structures.":[70],"The":[71],"principle":[72],"consists":[73],"triplicating":[75],"logic":[78],"but,":[80],"unlike":[81],"TMR,":[82],"only":[83],"two":[84],"copies":[85],"are":[86],"running":[87],"parallel":[89],"while":[90],"third":[92],"remains":[94],"standby":[96],"until":[97],"error":[99],"is":[100],"detected.":[101],"We":[102],"implement":[103],"approach":[105],"MIPS":[108],"microprocessor":[109],"as":[110],"case":[111],"study":[112],"make":[114],"resilient":[116],"against":[117],"faults.":[121]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}