{"id":"https://openalex.org/W2156369287","doi":"https://doi.org/10.1109/ddecs.2014.6868793","title":"Fast lookup for dynamic packet filtering in FPGA","display_name":"Fast lookup for dynamic packet filtering in FPGA","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2156369287","doi":"https://doi.org/10.1109/ddecs.2014.6868793","mag":"2156369287"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076081443","display_name":"Luk\u00e1\u0161 Kekely","orcid":"https://orcid.org/0000-0001-8257-8129"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Lukas Kekely","raw_affiliation_strings":["IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005548272","display_name":"Martin \u017d\u00e1dn\u00edk","orcid":"https://orcid.org/0000-0002-2099-2348"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Martin Zadnik","raw_affiliation_strings":["IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070164050","display_name":"Ji\u0159\u0131\u0301 Matou\u0161ek","orcid":"https://orcid.org/0000-0002-9447-0366"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jiri Matousek","raw_affiliation_strings":["IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IT4Innovations Centre of Excellence, Brno University of Technology, Czech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60587646"],"apc_list":null,"apc_paid":null,"fwci":1.5754,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.84032396,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10400","display_name":"Network Security and Intrusion Detection","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8547748327255249},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.6960993409156799},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6444914937019348},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6143641471862793},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4603211283683777},{"id":"https://openalex.org/keywords/hash-table","display_name":"Hash table","score":0.42507797479629517},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4156273603439331},{"id":"https://openalex.org/keywords/hash-function","display_name":"Hash function","score":0.40433838963508606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3644757866859436},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3358328938484192},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32195112109184265},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3120362162590027},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21177348494529724},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14071643352508545}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8547748327255249},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.6960993409156799},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6444914937019348},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6143641471862793},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4603211283683777},{"id":"https://openalex.org/C67388219","wikidata":"https://www.wikidata.org/wiki/Q207440","display_name":"Hash table","level":3,"score":0.42507797479629517},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4156273603439331},{"id":"https://openalex.org/C99138194","wikidata":"https://www.wikidata.org/wiki/Q183427","display_name":"Hash function","level":2,"score":0.40433838963508606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3644757866859436},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3358328938484192},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32195112109184265},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3120362162590027},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21177348494529724},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14071643352508545},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2014.6868793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1945549020","https://openalex.org/W2115183763","https://openalex.org/W2126204024","https://openalex.org/W2139870147","https://openalex.org/W2912601938","https://openalex.org/W6640881918"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2144265691","https://openalex.org/W1605991620","https://openalex.org/W113683524","https://openalex.org/W4387251676","https://openalex.org/W4385261619"],"abstract_inverted_index":{"Rapidly":[0],"growing":[1],"speed":[2],"and":[3,55,95],"complexity":[4],"of":[5,78,88],"computer":[6],"networks":[7],"impose":[8],"new":[9],"requirements":[10],"on":[11,33],"fast":[12],"lookup":[13,30,67,77],"structures":[14],"which":[15,38],"are":[16],"utilized":[17],"in":[18,69,82],"many":[19],"networking":[20],"applications":[21],"(SDN,":[22],"firewalls,":[23],"NATs,":[24],"etc.).":[25],"We":[26,59],"propose":[27,61],"a":[28,46,62],"novel":[29],"concept":[31,68,91,101],"based":[32],"the":[34,52,70,79,89,100],"well-known":[35],"cuckoo":[36],"hashing,":[37],"can":[39],"achieve":[40],"good":[41],"memory":[42,106],"utilization,":[43],"supplemented":[44],"by":[45],"binary":[47],"search":[48],"tree":[49],"for":[50,76],"offloading":[51],"colliding":[53],"keys":[54,81],"supporting":[56],"LPM":[57],"lookup.":[58],"also":[60],"hardware":[63],"architecture":[64],"implementing":[65],"this":[66],"FPGA.":[71],"Our":[72],"solution":[73],"is":[74,92,97,102],"suitable":[75],"variable-length":[80],"100+":[83],"Gbps":[84],"networks.":[85],"Memory":[86],"utilization":[87],"proposed":[90],"thoroughly":[93],"evaluated":[94],"it":[96],"shown":[98],"that":[99],"scalable":[103],"to":[104],"external":[105],"components.":[107]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}