{"id":"https://openalex.org/W2169524643","doi":"https://doi.org/10.1109/ddecs.2014.6868788","title":"Design methodology of configurable high performance packet parser for FPGA","display_name":"Design methodology of configurable high performance packet parser for FPGA","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2169524643","doi":"https://doi.org/10.1109/ddecs.2014.6868788","mag":"2169524643"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089906795","display_name":"Viktor Pu\u0161","orcid":null},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"Viktor Pus","raw_affiliation_strings":["CESNET a. 1. e. Zikova 4, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET a. 1. e. Zikova 4, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076081443","display_name":"Luk\u00e1\u0161 Kekely","orcid":"https://orcid.org/0000-0001-8257-8129"},"institutions":[{"id":"https://openalex.org/I54634078","display_name":"Czech Education and Scientific Network","ror":"https://ror.org/050dkka69","country_code":"CZ","type":"other","lineage":["https://openalex.org/I54634078"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Lukas Kekely","raw_affiliation_strings":["CESNET a. 1. e. Zikova 4, Czech Republic"],"affiliations":[{"raw_affiliation_string":"CESNET a. 1. e. Zikova 4, Czech Republic","institution_ids":["https://openalex.org/I54634078"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021958683","display_name":"Jan Ko\u0159enek","orcid":"https://orcid.org/0000-0002-4662-7349"},"institutions":[{"id":"https://openalex.org/I60587646","display_name":"Brno University of Technology","ror":"https://ror.org/03613d656","country_code":"CZ","type":"education","lineage":["https://openalex.org/I60587646"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Jan Korenek","raw_affiliation_strings":["Faculty of Information Technology, Brno University of Technology, Brno, CZech Republic"],"affiliations":[{"raw_affiliation_string":"Faculty of Information Technology, Brno University of Technology, Brno, CZech Republic","institution_ids":["https://openalex.org/I60587646"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089906795"],"corresponding_institution_ids":["https://openalex.org/I54634078"],"apc_list":null,"apc_paid":null,"fwci":1.5324,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83661522,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"189","last_page":"194"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8589469790458679},{"id":"https://openalex.org/keywords/parsing","display_name":"Parsing","score":0.7627946138381958},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6609902381896973},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6217091083526611},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6087340116500854},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5487660765647888},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5458531379699707},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.4994516372680664},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44569775462150574},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.41490280628204346},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3777468800544739},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3003261685371399},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24373525381088257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.19434988498687744}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8589469790458679},{"id":"https://openalex.org/C186644900","wikidata":"https://www.wikidata.org/wiki/Q194152","display_name":"Parsing","level":2,"score":0.7627946138381958},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6609902381896973},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6217091083526611},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6087340116500854},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5487660765647888},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5458531379699707},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.4994516372680664},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44569775462150574},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.41490280628204346},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3777468800544739},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3003261685371399},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24373525381088257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.19434988498687744},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2014.6868788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1997120397","https://openalex.org/W2068684040","https://openalex.org/W2122762499","https://openalex.org/W2142987071","https://openalex.org/W2160916964"],"related_works":["https://openalex.org/W1948607442","https://openalex.org/W3004004161","https://openalex.org/W2044615423","https://openalex.org/W4247766898","https://openalex.org/W4244765761","https://openalex.org/W2361584951","https://openalex.org/W2365327041","https://openalex.org/W4225348249","https://openalex.org/W31122515","https://openalex.org/W4312925165"],"abstract_inverted_index":{"Packet":[0],"parsing":[1,28],"is":[2,86,98],"among":[3],"basic":[4],"operations":[5],"that":[6],"are":[7],"performed":[8],"at":[9],"all":[10],"points":[11],"of":[12,26,38,46,80],"a":[13,35,43,47,81,90],"network":[14],"infrastructure.":[15],"Modern":[16],"networks":[17],"impose":[18],"challenging":[19],"requirements":[20],"on":[21],"the":[22,66,78,96],"performance":[23],"and":[24,69,100],"configurability":[25],"packet":[27,49],"modules.":[29],"However,":[30],"high-speed":[31],"parsers":[32],"often":[33],"use":[34],"significant":[36],"amount":[37],"hardware":[39],"resources.":[40],"We":[41],"propose":[42],"novel":[44],"architecture":[45],"pipelined":[48],"parser":[50,85],"for":[51,103],"FPGA,":[52],"which":[53],"offers":[54],"low":[55],"latency":[56],"in":[57,93],"addition":[58],"to":[59,76,89],"high":[60],"throughput":[61,68],"(over":[62],"100":[63],"Gb/s).":[64],"Moreover,":[65],"latency,":[67],"chip":[70],"area":[71],"can":[72],"be":[73],"finely":[74],"tuned":[75],"fit":[77],"needs":[79],"particular":[82],"application.":[83],"The":[84],"hand-optimized":[87],"thanks":[88],"direct":[91],"implementation":[92],"VHDL,":[94],"yet":[95],"structure":[97],"uniform":[99],"easily":[101],"extensible":[102],"new":[104],"protocols.":[105]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}