{"id":"https://openalex.org/W2105070822","doi":"https://doi.org/10.1109/ddecs.2014.6868769","title":"Analysis of current conveyor non-idealities for implementation as integrator in delta sigma modulators","display_name":"Analysis of current conveyor non-idealities for implementation as integrator in delta sigma modulators","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2105070822","doi":"https://doi.org/10.1109/ddecs.2014.6868769","mag":"2105070822"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043208792","display_name":"Harish Balasubramaniam","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Harish Balasubramaniam","raw_affiliation_strings":["Integrated Electronic Systems Lab, Darmstadt","Integrated Electronic Systems Lab, TU Darmstadt, Merckstr.25, 64283, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, Darmstadt","institution_ids":[]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Merckstr.25, 64283, Germany","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061804977","display_name":"Klaus Hofmann","orcid":"https://orcid.org/0000-0002-6675-0221"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Hofmann","raw_affiliation_strings":["Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt","Integrated Electronic Systems Lab, TU Darmstadt, Merckstr.25, 64283, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Darmstadt","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Integrated Electronic Systems Lab, TU Darmstadt, Merckstr.25, 64283, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"89","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.9293060898780823},{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.8835810422897339},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.6584340333938599},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6198412179946899},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5246934294700623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39337754249572754},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3440777063369751},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2775269150733948},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2690308690071106},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1648540198802948},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.11679032444953918},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10888996720314026}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.9293060898780823},{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.8835810422897339},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.6584340333938599},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6198412179946899},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5246934294700623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39337754249572754},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3440777063369751},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2775269150733948},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2690308690071106},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1648540198802948},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.11679032444953918},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10888996720314026}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2014.6868769","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868769","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:tubiblio.ulb.tu-darmstadt.de:124868","is_oa":false,"landing_page_url":"http://tubiblio.ulb.tu-darmstadt.de/124868/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196390","display_name":"TUbilio (Technical University of Darmstadt)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I31512782","host_organization_name":"Technische Universit\u00e4t Darmstadt","host_organization_lineage":["https://openalex.org/I31512782"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzver\u00f6ffentlichung"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W981628340","https://openalex.org/W1599205172","https://openalex.org/W2108175034","https://openalex.org/W2109736704","https://openalex.org/W2113526276","https://openalex.org/W2117381241","https://openalex.org/W2166948256","https://openalex.org/W2169364753","https://openalex.org/W6625639919","https://openalex.org/W6676846701"],"related_works":["https://openalex.org/W2108175034","https://openalex.org/W2889612419","https://openalex.org/W1976391040","https://openalex.org/W1585313234","https://openalex.org/W2344969403","https://openalex.org/W2157118673","https://openalex.org/W2913428688","https://openalex.org/W3097708393","https://openalex.org/W2187188197","https://openalex.org/W2016777110"],"abstract_inverted_index":{"This":[0],"paper":[1],"analyses":[2],"the":[3,21,56,65,84],"non-idealities":[4],"of":[5,18,67,81,86,107,113],"a":[6,48,68,93,97],"second":[7],"generation":[8],"current":[9],"conveyor":[10],"(CCII)":[11],"in":[12,20,64,92],"advanced":[13],"CMOS":[14],"technologies.":[15],"Primary":[16],"sources":[17],"errors":[19],"CCII":[22,44,57,74],"are":[23,28,52],"identified":[24],"and":[25,47,101,110],"their":[26],"effects":[27],"analyzed":[29],"with":[30],"respect":[31],"to":[32,54],"its":[33],"application":[34],"as":[35],"an":[36],"integrator":[37,45,61],"for":[38,105],"delta":[39,76],"sigma":[40,77],"modulators.":[41],"An":[42],"improved":[43],"architecture":[46],"robust":[49],"calibration":[50],"algorithm":[51],"proposed":[53,60,87],"negate":[55],"errors.":[58],"The":[59,89],"is":[62],"used":[63],"design":[66],"4":[69],"<sup":[70],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">th</sup>":[72],"order":[73],"based":[75],"modulator,":[78],"simulation":[79],"results":[80],"which":[82],"reveal":[83],"advantages":[85],"solution.":[88],"modulator":[90],"designed":[91],"1V/90nm":[94],"technology":[95],"has":[96],"78/70/46":[98],"dB":[99,103],"DR":[100],"77/69/45":[102],"SNDR":[104],"bandwidths":[106],"2/4/10":[108],"MHz":[109,115],"clock":[111],"frequency":[112],"160":[114],"respectively.":[116]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}