{"id":"https://openalex.org/W2030237489","doi":"https://doi.org/10.1109/ddecs.2014.6868767","title":"Lower bounds of the size of Shared Structurally Synthesized BDDs","display_name":"Lower bounds of the size of Shared Structurally Synthesized BDDs","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2030237489","doi":"https://doi.org/10.1109/ddecs.2014.6868767","mag":"2030237489"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065669857","display_name":"Dmitri Mironov","orcid":"https://orcid.org/0009-0008-7223-1939"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Dmitri Mironov","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, Estonia","Tallinn University of Technology , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology , Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6049663424491882},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5948206186294556},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.5750555992126465},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5662487745285034},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.5560998916625977},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.5030285716056824},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.45251914858818054},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.4468914270401001},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.431589812040329},{"id":"https://openalex.org/keywords/circuit-complexity","display_name":"Circuit complexity","score":0.42693397402763367},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.419921338558197},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4182775616645813},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4175465404987335},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.35059767961502075},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.32383811473846436},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.31155651807785034}],"concepts":[{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6049663424491882},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5948206186294556},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.5750555992126465},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5662487745285034},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.5560998916625977},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.5030285716056824},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.45251914858818054},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.4468914270401001},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.431589812040329},{"id":"https://openalex.org/C90702460","wikidata":"https://www.wikidata.org/wiki/Q1055112","display_name":"Circuit complexity","level":3,"score":0.42693397402763367},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.419921338558197},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4182775616645813},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4175465404987335},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.35059767961502075},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.32383811473846436},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.31155651807785034},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2014.6868767","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868767","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1994143452","https://openalex.org/W2010935983","https://openalex.org/W2080267935","https://openalex.org/W2099251677","https://openalex.org/W2120926608","https://openalex.org/W2124474913","https://openalex.org/W2126693329","https://openalex.org/W2135453964","https://openalex.org/W2152040677","https://openalex.org/W2152406824","https://openalex.org/W2168881618","https://openalex.org/W3005329242","https://openalex.org/W3144136025","https://openalex.org/W6652961831","https://openalex.org/W6678797189","https://openalex.org/W6684734693"],"related_works":["https://openalex.org/W1981782019","https://openalex.org/W2114370929","https://openalex.org/W1852211506","https://openalex.org/W1975699419","https://openalex.org/W2150621458","https://openalex.org/W1484077763","https://openalex.org/W2159322492","https://openalex.org/W2122751245","https://openalex.org/W2911878640","https://openalex.org/W2159745096"],"abstract_inverted_index":{"A":[0,102],"novel":[1],"type":[2],"of":[3,16,28,34,45,58,64,73,110,116,151],"BDDs":[4,9],"called":[5],"Shared":[6],"Structurally":[7],"Synthesized":[8],"(S3BDD)":[10],"is":[11,22,105,121],"presented":[12],"as":[13,90],"an":[14],"extension":[15],"the":[17,26,29,36,43,46,56,62,70,108,114,139,142,149,152,164],"SSBDDs,":[18,35],"and":[19,51,66,85,99,119],"a":[20,91,132],"method":[21],"given":[23],"to":[24,42,78,86,112],"minimize":[25],"size":[27,44,109],"model.":[30],"As":[31],"in":[32,69,82,94,157],"case":[33],"S3BDDs":[37,74,111,140],"have":[38],"linear":[39],"complexity":[40],"compared":[41],"logic":[47,88],"circuit":[48],"they":[49,52],"represent,":[50],"are":[53],"characterized":[54],"by":[55,131],"property":[57],"one-to-one":[59],"mapping":[60],"between":[61],"nodes":[63,162],"graphs":[65],"signal":[67],"paths":[68],"circuit.":[71],"Minimization":[72],"makes":[75],"it":[76,120],"possible":[77],"get":[79],"higher":[80],"rates":[81],"fault":[83,97],"collapsing,":[84],"speed-up":[87],"simulation":[89],"main":[92],"tool":[93],"delay":[95],"analysis,":[96],"reasoning":[98],"test":[100],"generation.":[101],"lower":[103],"bound":[104,125],"developed":[106],"for":[107],"evaluate":[113],"results":[115,136],"S3BDD":[117],"synthesis,":[118],"shown":[122],"that":[123,138],"this":[124],"can":[126],"be":[127],"reached":[128],"rather":[129],"closely":[130],"straightforward":[133],"method.":[134],"Experimental":[135],"demonstrate":[137],"represent":[141],"most":[143],"compact":[144],"BDD":[145],"based":[146],"model":[147],"representing":[148],"structure":[150],"digital":[153],"circuits,":[154],"which":[155],"has":[156],"average":[158],"1.5":[159],"times":[160],"less":[161],"than":[163],"SSBDDs.":[165]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}