{"id":"https://openalex.org/W2137621397","doi":"https://doi.org/10.1109/ddecs.2014.6868761","title":"Generic built-in self-repair architectures for SoC logic cores","display_name":"Generic built-in self-repair architectures for SoC logic cores","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2137621397","doi":"https://doi.org/10.1109/ddecs.2014.6868761","mag":"2137621397"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045329378","display_name":"Marcel Bal\u00e1\u017e","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Marcel Balaz","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic","(Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"(Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic)","institution_ids":["https://openalex.org/I207624831"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014966944","display_name":"\u0160tefan Kri\u0161tof\u00edk","orcid":"https://orcid.org/0000-0002-9995-460X"},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Stefan Kristofik","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic","(Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"(Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic)","institution_ids":["https://openalex.org/I207624831"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084304578","display_name":"M. Fischerova","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"Maria Fischerova","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic","(Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"(Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovak Republic)","institution_ids":["https://openalex.org/I207624831"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8061,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69437197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"45","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5408921241760254},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5204389691352844},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5166495442390442},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5146487951278687},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5026590824127197},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4890976548194885},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4779684245586395},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4442101716995239},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.422674298286438},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4108026623725891},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.397416889667511},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38120269775390625},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3796079158782959},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.23564475774765015},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13668709993362427},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1085229218006134}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5408921241760254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5204389691352844},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5166495442390442},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5146487951278687},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5026590824127197},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4890976548194885},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4779684245586395},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4442101716995239},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.422674298286438},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4108026623725891},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.397416889667511},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38120269775390625},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3796079158782959},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.23564475774765015},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13668709993362427},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1085229218006134},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2014.6868761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5899999737739563}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1551991454","https://openalex.org/W1590318409","https://openalex.org/W2010723112","https://openalex.org/W2057882245","https://openalex.org/W2108286888","https://openalex.org/W2129842079","https://openalex.org/W2150983674","https://openalex.org/W2171430640","https://openalex.org/W2483886128","https://openalex.org/W2495473772","https://openalex.org/W4231501498","https://openalex.org/W6635282379"],"related_works":["https://openalex.org/W2135636985","https://openalex.org/W2139569078","https://openalex.org/W1533253004","https://openalex.org/W2118828191","https://openalex.org/W2063686821","https://openalex.org/W2047993371","https://openalex.org/W2109820818","https://openalex.org/W2139206565","https://openalex.org/W2171679639","https://openalex.org/W2134697552"],"abstract_inverted_index":{"The":[0],"built-in":[1],"self-repair":[2],"(BISR)":[3],"concept":[4,29],"is":[5,39,57],"utilized":[6],"and":[7,34,117,123],"proven":[8],"by":[9],"industry":[10],"mainly":[11],"in":[12,36,76,108],"regular":[13],"structures":[14],"of":[15,26,46,49,60,73,83],"system-on-chips":[16],"(SoCs)":[17],"memory":[18],"cores.":[19],"On":[20],"the":[21,24,43,81,114],"other":[22],"hand,":[23],"idea":[25],"self":[27],"repair":[28],"for":[30,99],"logic":[31,74,95,101],"cores":[32,50,75],"introduced":[33],"developed":[35],"several":[37],"papers":[38],"relatively":[40],"new,":[41],"as":[42],"irregular":[44],"structure":[45],"these":[47],"types":[48,72],"represents":[51],"a":[52,58,61,88,104],"serious":[53],"limitation.":[54],"However,":[55],"there":[56],"need":[59],"complex":[62],"BISR":[63,90],"architecture":[64,91,115],"that":[65],"can":[66],"be":[67],"widely":[68],"used":[69],"on":[70,93],"different":[71],"order":[77],"to":[78],"support":[79],"further":[80],"reliability":[82],"SoCs.":[84],"This":[85],"paper":[86],"presents":[87],"generic":[89],"based":[92],"reconfigurable":[94],"blocks":[96],"(RLBs)":[97],"applicable":[98],"any":[100],"core":[102],"inside":[103],"SoC":[105],"together":[106],"with":[107],"detail":[109],"defined":[110],"basic":[111],"requirements":[112],"guiding":[113],"development":[116],"also":[118],"algorithms":[119],"handling":[120],"fault":[121],"detection":[122],"localization":[124],"procedure.":[125]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}