{"id":"https://openalex.org/W2114393302","doi":"https://doi.org/10.1109/ddecs.2014.6868757","title":"Automatically connecting hardware blocks via light-weight matching techniques","display_name":"Automatically connecting hardware blocks via light-weight matching techniques","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W2114393302","doi":"https://doi.org/10.1109/ddecs.2014.6868757","mag":"2114393302"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2014.6868757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085869832","display_name":"Jan Malburg","orcid":null},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jan Malburg","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany","Institute of Computer Science, University of Bremen, 28359, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, 28359, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060941216","display_name":"Niklas Krafczyk","orcid":"https://orcid.org/0000-0003-0475-4128"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Niklas Krafczyk","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany","Institute of Computer Science, University of Bremen, 28359, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, 28359, Germany","institution_ids":["https://openalex.org/I180437899"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008766097","display_name":"G\u00f6rschwin Fey","orcid":"https://orcid.org/0000-0001-6433-6265"},"institutions":[{"id":"https://openalex.org/I180437899","display_name":"University of Bremen","ror":"https://ror.org/04ers2y35","country_code":"DE","type":"education","lineage":["https://openalex.org/I180437899"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gorschwin Fey","raw_affiliation_strings":["Institute of Computer Science, University of Bremen, Bremen, Germany","Institute of Computer Science, University of Bremen, 28359, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, Bremen, Germany","institution_ids":["https://openalex.org/I180437899"]},{"raw_affiliation_string":"Institute of Computer Science, University of Bremen, 28359, Germany","institution_ids":["https://openalex.org/I180437899"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I180437899"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17688487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"21","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8051033020019531},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6236242651939392},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5445005297660828},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5331892967224121},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.49425721168518066},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4898507297039032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4271283447742462},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.42318612337112427},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3736686706542969},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24319404363632202},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1411440074443817},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08942586183547974},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.0717708170413971}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8051033020019531},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6236242651939392},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5445005297660828},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5331892967224121},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.49425721168518066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4898507297039032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4271283447742462},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.42318612337112427},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3736686706542969},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24319404363632202},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1411440074443817},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08942586183547974},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.0717708170413971},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ddecs.2014.6868757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2014.6868757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:elib.dlr.de:93846","is_oa":false,"landing_page_url":"https://elib.dlr.de/93846/","pdf_url":null,"source":{"id":"https://openalex.org/S4377196266","display_name":"elib (German Aerospace Center)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2898391981","host_organization_name":"Deutsches Zentrum f\u00fcr Luft- und Raumfahrt e. V. (DLR)","host_organization_lineage":["https://openalex.org/I2898391981"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Konferenzbeitrag"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W41404523","https://openalex.org/W1647671624","https://openalex.org/W2155264103","https://openalex.org/W2166685488","https://openalex.org/W4232656078","https://openalex.org/W6601696544","https://openalex.org/W6636915900","https://openalex.org/W6684409495"],"related_works":["https://openalex.org/W2753223082","https://openalex.org/W3025119703","https://openalex.org/W4387941415","https://openalex.org/W2347757802","https://openalex.org/W600655143","https://openalex.org/W4385372470","https://openalex.org/W1559940255","https://openalex.org/W2373396576","https://openalex.org/W2978632086","https://openalex.org/W4248792787"],"abstract_inverted_index":{"In":[0],"modern":[1],"chip":[2],"design,":[3],"many":[4],"different":[5,20],"blocks":[6,15,31],"are":[7],"assembled":[8],"in":[9],"a":[10,33],"single":[11],"chip.":[12],"Normally,":[13],"these":[14],"have":[16],"been":[17],"written":[18],"by":[19],"developers":[21],"or":[22,50],"even":[23],"licensed":[24],"from":[25],"other":[26],"companies.":[27],"Correctly":[28],"connecting":[29],"all":[30],"is":[32],"tedious":[34],"task.":[35],"State":[36],"of":[37],"the":[38,44,55],"art":[39],"tools":[40],"for":[41],"automatically":[42],"generating":[43],"connections":[45],"either":[46],"require":[47],"identical":[48],"port-names":[49],"additional":[51],"user":[52],"input":[53],"describing":[54],"intended":[56],"connections.":[57]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}