{"id":"https://openalex.org/W2034270784","doi":"https://doi.org/10.1109/ddecs.2013.6549836","title":"MBIST for LEON3 processor core cache","display_name":"MBIST for LEON3 processor core cache","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2034270784","doi":"https://doi.org/10.1109/ddecs.2013.6549836","mag":"2034270784"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2013.6549836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019375518","display_name":"Andrej Kincel","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210108804","display_name":"Institute of Informatics and Statistics","ror":"https://ror.org/01h06db67","country_code":"SK","type":"facility","lineage":["https://openalex.org/I4210108804"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"A. Kincel","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","Inst. of Inf., Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"Inst. of Inf., Bratislava, Slovakia","institution_ids":["https://openalex.org/I4210108804"]}]},{"author_position":"last","author":{"id":null,"display_name":"M. Balaz","orcid":null},"institutions":[{"id":"https://openalex.org/I207624831","display_name":"Slovak Academy of Sciences","ror":"https://ror.org/03h7qq074","country_code":"SK","type":"government","lineage":["https://openalex.org/I207624831"]},{"id":"https://openalex.org/I4210108804","display_name":"Institute of Informatics and Statistics","ror":"https://ror.org/01h06db67","country_code":"SK","type":"facility","lineage":["https://openalex.org/I4210108804"]},{"id":"https://openalex.org/I4210152232","display_name":"Institute of Informatics of the Slovak Academy of Sciences","ror":"https://ror.org/04jgqpc26","country_code":"SK","type":"facility","lineage":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"M. Balaz","raw_affiliation_strings":["Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","Inst. of Inf., Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Slovak Academy of Sciences, Bratislava, Slovakia","institution_ids":["https://openalex.org/I207624831","https://openalex.org/I4210152232"]},{"raw_affiliation_string":"Inst. of Inf., Bratislava, Slovakia","institution_ids":["https://openalex.org/I4210108804"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.10409968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"287","last_page":"288"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9846000075340271,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9825000166893005,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8239555358886719},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.6931604743003845},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.692551851272583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5473518371582031},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5336229205131531},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.521065890789032},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4916017949581146},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.46845531463623047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4575035870075226},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.4529128074645996},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4197548031806946},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29981163144111633}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8239555358886719},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.6931604743003845},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.692551851272583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5473518371582031},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5336229205131531},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.521065890789032},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4916017949581146},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.46845531463623047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4575035870075226},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.4529128074645996},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4197548031806946},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29981163144111633}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2013.6549836","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549836","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2106525578","https://openalex.org/W2498884586","https://openalex.org/W2537456650"],"related_works":["https://openalex.org/W2072955902","https://openalex.org/W2399041033","https://openalex.org/W2404820046","https://openalex.org/W2012518269","https://openalex.org/W2376113834","https://openalex.org/W1576527819","https://openalex.org/W2162744059","https://openalex.org/W1988497841","https://openalex.org/W2146079099","https://openalex.org/W2109715593"],"abstract_inverted_index":{"The":[0,13,35],"paper":[1],"presents":[2],"a":[3],"testing":[4],"method":[5,15],"for":[6],"cache":[7,33],"memories":[8],"of":[9,31],"specific":[10],"processor":[11],"core.":[12],"proposed":[14],"uses":[16],"specially":[17],"designed":[18,36],"scalable":[19],"MBIST":[20,37],"architecture":[21,38],"to":[22],"perform":[23],"all":[24],"desired":[25],"test":[26,60],"operations":[27],"and":[28],"is":[29,48],"independent":[30],"memory":[32],"type.":[34],"allows":[39],"performing":[40],"tests":[41],"even":[42],"during":[43],"processor's":[44],"functional":[45],"mode":[46],"which":[47],"the":[49],"main":[50],"advantage":[51],"over":[52],"software-based":[53],"solutions.":[54],"Achieved":[55],"results":[56],"are":[57],"demonstrated":[58],"by":[59],"execution":[61],"time.":[62]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}