{"id":"https://openalex.org/W2156743784","doi":"https://doi.org/10.1109/ddecs.2013.6549814","title":"On the feasibility of combining on-line-test and self repair for logic circuits","display_name":"On the feasibility of combining on-line-test and self repair for logic circuits","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2156743784","doi":"https://doi.org/10.1109/ddecs.2013.6549814","mag":"2156743784"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2013.6549814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033964616","display_name":"Tobias Koal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146756","display_name":"Brandenburg University of Applied Sciences","ror":"https://ror.org/04qj3gf68","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210146756"]},{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Koal","raw_affiliation_strings":["Brandenburg University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Germany","institution_ids":["https://openalex.org/I4210146756","https://openalex.org/I51783024"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063940342","display_name":"Markus Ulbricht","orcid":"https://orcid.org/0000-0001-9230-640X"},"institutions":[{"id":"https://openalex.org/I4210146756","display_name":"Brandenburg University of Applied Sciences","ror":"https://ror.org/04qj3gf68","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210146756"]},{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Ulbricht","raw_affiliation_strings":["Brandenburg University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Germany","institution_ids":["https://openalex.org/I4210146756","https://openalex.org/I51783024"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113076316","display_name":"P. Engelke","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P. Engelke","raw_affiliation_strings":["Infineon Technologies AG, Neubiberg, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Neubiberg, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109343429","display_name":"H.T. Vierhaus","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146756","display_name":"Brandenburg University of Applied Sciences","ror":"https://ror.org/04qj3gf68","country_code":"DE","type":"education","lineage":["https://openalex.org/I4210146756"]},{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. T. Vierhaus","raw_affiliation_strings":["Brandenburg University of Technology, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Germany","institution_ids":["https://openalex.org/I4210146756","https://openalex.org/I51783024"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0265,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87451224,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"187","last_page":"192"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6355152130126953},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5740676522254944},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5529298782348633},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5197186470031738},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4708774983882904},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42684951424598694},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3959890305995941},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.381844699382782},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23315104842185974},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22398316860198975},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20841309428215027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20455455780029297},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14790061116218567}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6355152130126953},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5740676522254944},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5529298782348633},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5197186470031738},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4708774983882904},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42684951424598694},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3959890305995941},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.381844699382782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23315104842185974},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22398316860198975},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20841309428215027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20455455780029297},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14790061116218567},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2013.6549814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/12"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320324262","display_name":"Birla Institute of Scientific Research","ror":"https://ror.org/0203yhg37"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1480888355","https://openalex.org/W1548975601","https://openalex.org/W1991891926","https://openalex.org/W2007319683","https://openalex.org/W2031011305","https://openalex.org/W2036136246","https://openalex.org/W2103123542","https://openalex.org/W2106672998","https://openalex.org/W2108141042","https://openalex.org/W2114735664","https://openalex.org/W2123627734","https://openalex.org/W2125156433","https://openalex.org/W2141068710","https://openalex.org/W2152652532","https://openalex.org/W2162465831","https://openalex.org/W2397058827","https://openalex.org/W4300658771","https://openalex.org/W6676135933","https://openalex.org/W7062389935"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Integrated":[0],"circuits":[1],"and":[2,13,21,36,41,47,62,98,113,124,130],"systems":[3],"implemented":[4,138],"by":[5,75],"using":[6,79,171],"nano-technologies":[7],"show":[8],"a":[9,95,156,172],"combination":[10],"of":[11,85,159,175],"known":[12],"new":[14,157],"faults":[15,50,116],"effects,":[16],"which":[17,162],"affect":[18],"their":[19,22],"reliability":[20],"operational":[23],"life":[24,56],"time,":[25],"specifically":[26],"in":[27,143],"safety-critical":[28],"applications.":[29],"Transient":[30],"fault":[31,108],"effects":[32],"such":[33],"as":[34],"single":[35],"multiple":[37],"event":[38],"upsets":[39],"(SEUs":[40],"MEUs)":[42],"require":[43],"fast":[44,96],"error":[45,125],"detection":[46],"compensation.":[48],"Permanent":[49],"may":[51],"occur":[52,118],"due":[53],"to":[54,72],"early":[55],"time":[57,101],"failures":[58],"on":[59,66,127,133],"one":[60,128],"side":[61,129],"stress-induced":[63],"rapid":[64],"aging":[65],"the":[67,83,103,134,140,150,165],"other":[68,135],"hand.":[69],"They":[70],"need":[71],"be":[73],"compensated":[74],"repair":[76,91,131],"technologies,":[77],"preferably":[78],"\u201cfresh\u201d":[80],"resources":[81],"for":[82],"replacement":[84],"faulty":[86],"functional":[87],"units.":[88],"As":[89],"self":[90],"is":[92,105],"typically":[93],"not":[94],"process":[97],"requires":[99],"extra":[100],"while":[102],"system":[104],"off-line,":[106],"on-line":[107],"compensation":[109,126],"must":[110],"also":[111],"catch":[112],"handle":[114],"permanent":[115],"that":[117],"during":[119],"\u201chot\u201d":[120],"operation.":[121],"If":[122],"on-line-test":[123],"technologies":[132],"hand":[136],"are":[137],"independently,":[139],"resulting":[141],"overhead":[142],"redundant":[144],"circuitry":[145],"becomes":[146],"prohibitively":[147],"high.":[148],"In":[149],"following":[151],"paper":[152],"we":[153],"therefore":[154],"introduce":[155],"concept":[158],"logic":[160],"design":[161],"can":[163],"meet":[164],"essential":[166],"demands":[167],"at":[168],"reasonable":[169],"cost":[170],"flexible":[173],"allocation":[174],"redundancy.":[176]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}