{"id":"https://openalex.org/W2075120365","doi":"https://doi.org/10.1109/ddecs.2013.6549811","title":"Numerical method for DC fault analysis simplification and simulation time reduction","display_name":"Numerical method for DC fault analysis simplification and simulation time reduction","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2075120365","doi":"https://doi.org/10.1109/ddecs.2013.6549811","mag":"2075120365"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2013.6549811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018694023","display_name":"Juraj Brenku\u015d","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"J. Brenkus","raw_affiliation_strings":["Department of IC Design and Test, Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia","Dept. of IC Design & Test, Slovak Univ. of Technol., Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of IC Design and Test, Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Dept. of IC Design & Test, Slovak Univ. of Technol., Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030204131","display_name":"Viera Stopjakov\u00e1","orcid":"https://orcid.org/0000-0002-0010-8965"},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"V. Stopjakova","raw_affiliation_strings":["Department of IC Design and Test, Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia","Dept. of IC Design & Test, Slovak Univ. of Technol., Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of IC Design and Test, Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Dept. of IC Design & Test, Slovak Univ. of Technol., Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061886432","display_name":"G\u00e1bor Gyepes","orcid":null},"institutions":[{"id":"https://openalex.org/I110757952","display_name":"Slovak University of Technology in Bratislava","ror":"https://ror.org/0561ghm58","country_code":"SK","type":"education","lineage":["https://openalex.org/I110757952"]}],"countries":["SK"],"is_corresponding":false,"raw_author_name":"G. Gyepes","raw_affiliation_strings":["Department of IC Design and Test, Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia","Dept. of IC Design & Test, Slovak Univ. of Technol., Bratislava, Slovakia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of IC Design and Test, Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]},{"raw_affiliation_string":"Dept. of IC Design & Test, Slovak Univ. of Technol., Bratislava, Slovakia","institution_ids":["https://openalex.org/I110757952"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I110757952"],"apc_list":null,"apc_paid":null,"fwci":0.538,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.60550643,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"174"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.843328595161438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6311472654342651},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.6243427395820618},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5129668116569519},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.448725163936615},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41990137100219727},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17725038528442383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1481139361858368},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11667618155479431}],"concepts":[{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.843328595161438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6311472654342651},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.6243427395820618},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5129668116569519},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.448725163936615},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41990137100219727},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17725038528442383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1481139361858368},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11667618155479431},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2013.6549811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320323641","display_name":"Vedeck\u00e1 Grantov\u00e1 Agent\u00fara M\u0160VVa\u0160 SR a SAV","ror":"https://ror.org/044gwpv05"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1985943957","https://openalex.org/W1991430328","https://openalex.org/W2094897492","https://openalex.org/W2097913753","https://openalex.org/W2103879197","https://openalex.org/W2127145135","https://openalex.org/W2130958087","https://openalex.org/W2158666454","https://openalex.org/W2161388236"],"related_works":["https://openalex.org/W2051487156","https://openalex.org/W2073681303","https://openalex.org/W2053286651","https://openalex.org/W2181743346","https://openalex.org/W2187401768","https://openalex.org/W2181413294","https://openalex.org/W2352590024","https://openalex.org/W2161045342","https://openalex.org/W2189341500","https://openalex.org/W2943002782"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,65],"numerical":[4],"approach":[5,51],"to":[6],"DC":[7],"fault":[8],"analysis":[9],"of":[10,24,33,49],"analog":[11],"circuits":[12],"that":[13,35],"improves":[14],"the":[15,21,50],"total":[16,22],"computational":[17,44],"time":[18,60],"and":[19,40,59],"reduces":[20],"complexity":[23],"such":[25],"analysis.":[26],"The":[27],"reduction":[28],"is":[29,56],"achieved":[30],"by":[31],"utilization":[32],"calculus":[34],"can":[36],"substitute":[37],"conventional":[38],"simulations":[39],"thus,":[41],"significantly":[42],"reducing":[43],"time.":[45],"A":[46],"detailed":[47],"description":[48],"including":[52],"its":[53],"mathematical":[54],"background":[55],"presented.":[57],"Accuracy":[58],"efficiency":[61],"are":[62],"demonstrated":[63],"on":[64],"test":[66],"circuit.":[67]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}