{"id":"https://openalex.org/W2060589138","doi":"https://doi.org/10.1109/ddecs.2013.6549799","title":"Extensible open-source framework for translating RTL VHDL IP cores to SystemC","display_name":"Extensible open-source framework for translating RTL VHDL IP cores to SystemC","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2060589138","doi":"https://doi.org/10.1109/ddecs.2013.6549799","mag":"2060589138"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2013.6549799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109447520","display_name":"Saif Abrar Syed","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]},{"id":"https://openalex.org/I4210129961","display_name":"IBM (India)","ror":"https://ror.org/034ahpr11","country_code":"IN","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210129961"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"S. A. Syed","raw_affiliation_strings":["IBM, Bangalore, INDIA","[IBM, Bangalore, India]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, Bangalore, INDIA","institution_ids":["https://openalex.org/I4210129961"]},{"raw_affiliation_string":"[IBM, Bangalore, India]","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059391257","display_name":"Maksim Jenihhin","orcid":"https://orcid.org/0000-0001-8165-9592"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"M. Jenihhin","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA","Tallinn University of Technology, Tallinn , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Tallinn , Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010286547","display_name":"Jaan Raik","orcid":"https://orcid.org/0000-0001-8113-020X"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"J. Raik","raw_affiliation_strings":["Tallinn University of Technology, Tallinn, ESTONIA","Tallinn University of Technology, Tallinn , Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tallinn University of Technology, Tallinn, ESTONIA","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Tallinn University of Technology, Tallinn , Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.538,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.60048232,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"112","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9627991914749146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8258124589920044},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.8152045011520386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5970126390457153},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5961204767227173},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5922675132751465},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.57107013463974},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5129594206809998},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.49134841561317444},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4450044631958008},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3207697868347168},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2874053716659546},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08117499947547913}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9627991914749146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8258124589920044},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.8152045011520386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5970126390457153},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5961204767227173},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5922675132751465},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.57107013463974},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5129594206809998},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.49134841561317444},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4450044631958008},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3207697868347168},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2874053716659546},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08117499947547913},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2013.6549799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Responsible consumption and production","id":"https://metadata.un.org/sdg/12","score":0.4099999964237213}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2062795256","https://openalex.org/W2066990919","https://openalex.org/W2081938726","https://openalex.org/W2125808184","https://openalex.org/W2622072046"],"related_works":["https://openalex.org/W2752828786","https://openalex.org/W2110818533","https://openalex.org/W1984090905","https://openalex.org/W1917852300","https://openalex.org/W2242433395","https://openalex.org/W2544073398","https://openalex.org/W1843355381","https://openalex.org/W1492116303","https://openalex.org/W2069295582","https://openalex.org/W2077870657"],"abstract_inverted_index":{"SystemC":[0,32,65,68],"has":[1,96,106],"gained":[2],"wide":[3],"acceptance":[4],"in":[5,25,46],"the":[6,12,81],"design":[7],"of":[8,20,42],"VLSI":[9],"SoCs.":[10],"At":[11],"same":[13],"time":[14],"there":[15,38],"exists":[16],"a":[17,40],"large":[18],"number":[19],"legacy":[21],"IP":[22,61],"cores":[23,62],"described":[24,94],"VHDL":[26,60,83,113],"whose":[27],"reuse":[28],"and":[29,55,75,91,105],"integration":[30],"into":[31],"ecosystem":[33],"is":[34,39,70],"highly":[35],"demanded.":[36],"However,":[37],"lack":[41],"any":[43],"standard":[44],"approach":[45],"this":[47],"regard.":[48],"This":[49],"paper":[50],"proposes":[51],"an":[52,101],"open-source":[53,102],"framework":[54,95],"methodology":[56],"to":[57,63,72,80,110],"convert":[58],"RTL":[59],"cycle-accurate":[64],"designs.":[66,115],"The":[67,93],"output":[69],"emphasized":[71],"be":[73],"human-readable":[74],"providing":[76],"for":[77],"clear":[78],"correspondence":[79],"source":[82],"code,":[84],"thus":[85],"allowing":[86],"further":[87],"manual":[88],"code":[89],"changes":[90],"debug.":[92],"been":[97,107],"implemented":[98],"based":[99],"on":[100],"zamiaCAD":[103],"platform":[104],"successfully":[108],"applied":[109],"translate":[111],"various":[112],"benchmark":[114]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2015,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}