{"id":"https://openalex.org/W2086451166","doi":"https://doi.org/10.1109/ddecs.2013.6549788","title":"A static analysis approach to data race detection in SystemC designs","display_name":"A static analysis approach to data race detection in SystemC designs","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2086451166","doi":"https://doi.org/10.1109/ddecs.2013.6549788","mag":"2086451166"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2013.6549788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048524054","display_name":"Mikhail Moiseev","orcid":null},"institutions":[{"id":"https://openalex.org/I212220629","display_name":"Peter the Great St. Petersburg Polytechnic University","ror":"https://ror.org/02x91aj62","country_code":"RU","type":"education","lineage":["https://openalex.org/I212220629"]}],"countries":["RU"],"is_corresponding":true,"raw_author_name":"M. Moiseev","raw_affiliation_strings":["St. Petersburg State Polytechnical University, Saint Petersburg, Russia","St. Petersburg State Polytech. Univ., St. Petersburg, Russia"],"affiliations":[{"raw_affiliation_string":"St. Petersburg State Polytechnical University, Saint Petersburg, Russia","institution_ids":["https://openalex.org/I212220629"]},{"raw_affiliation_string":"St. Petersburg State Polytech. Univ., St. Petersburg, Russia","institution_ids":["https://openalex.org/I212220629"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042042973","display_name":"Mikhail Glukhikh","orcid":null},"institutions":[{"id":"https://openalex.org/I43980791","display_name":"Clausthal University of Technology","ror":"https://ror.org/04qb8nc58","country_code":"DE","type":"education","lineage":["https://openalex.org/I43980791"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Glukhikh","raw_affiliation_strings":["Clausthal University of Technology, Clausthal, Germany","Clausthal Univ. of Technology, Clausthal, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Clausthal University of Technology, Clausthal, Germany","institution_ids":["https://openalex.org/I43980791"]},{"raw_affiliation_string":"Clausthal Univ. of Technology, Clausthal, Germany#TAB#","institution_ids":["https://openalex.org/I43980791"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080525121","display_name":"Alexey Zakharov","orcid":"https://orcid.org/0000-0003-2466-1711"},"institutions":[{"id":"https://openalex.org/I58957048","display_name":"Yandex (Russia)","ror":"https://ror.org/04dbch786","country_code":"RU","type":"company","lineage":["https://openalex.org/I58957048"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"A. Zakharov","raw_affiliation_strings":["Yandex, Saint Petersburg, Russia","Yandex, St. Petersburg, Russia"],"affiliations":[{"raw_affiliation_string":"Yandex, Saint Petersburg, Russia","institution_ids":["https://openalex.org/I58957048"]},{"raw_affiliation_string":"Yandex, St. Petersburg, Russia","institution_ids":["https://openalex.org/I58957048"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014530657","display_name":"H. Richter","orcid":"https://orcid.org/0000-0003-0205-0784"},"institutions":[{"id":"https://openalex.org/I43980791","display_name":"Clausthal University of Technology","ror":"https://ror.org/04qb8nc58","country_code":"DE","type":"education","lineage":["https://openalex.org/I43980791"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H. Richter","raw_affiliation_strings":["Clausthal University of Technology, Clausthal, Germany","Clausthal Univ. of Technology, Clausthal, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Clausthal University of Technology, Clausthal, Germany","institution_ids":["https://openalex.org/I43980791"]},{"raw_affiliation_string":"Clausthal Univ. of Technology, Clausthal, Germany#TAB#","institution_ids":["https://openalex.org/I43980791"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048524054"],"corresponding_institution_ids":["https://openalex.org/I212220629"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.80992769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"10","issue":null,"first_page":"54","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9782392978668213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8558921813964844},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6809681057929993},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6456234455108643},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.539423942565918},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.4621482789516449},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4160522520542145},{"id":"https://openalex.org/keywords/static-analysis","display_name":"Static analysis","score":0.41019758582115173},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3944433033466339},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36141759157180786},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35165345668792725},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3433802127838135},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17331987619400024}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9782392978668213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8558921813964844},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6809681057929993},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6456234455108643},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.539423942565918},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.4621482789516449},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4160522520542145},{"id":"https://openalex.org/C97686452","wikidata":"https://www.wikidata.org/wiki/Q7604153","display_name":"Static analysis","level":2,"score":0.41019758582115173},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3944433033466339},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36141759157180786},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35165345668792725},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3433802127838135},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17331987619400024},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2013.6549788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549788","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1982205631","https://openalex.org/W2004396041","https://openalex.org/W2055424026","https://openalex.org/W2060349165","https://openalex.org/W2062660197","https://openalex.org/W2071060085","https://openalex.org/W2082066754","https://openalex.org/W2090208676","https://openalex.org/W2108762938","https://openalex.org/W2120872535","https://openalex.org/W2127876778","https://openalex.org/W2137605233","https://openalex.org/W2138446696","https://openalex.org/W2145092620","https://openalex.org/W2169490784","https://openalex.org/W2171573750","https://openalex.org/W2623612387","https://openalex.org/W3149082380","https://openalex.org/W3149451953","https://openalex.org/W3149523651","https://openalex.org/W4243318443"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2532163536","https://openalex.org/W2266880325","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W3146089259","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2097331811","https://openalex.org/W2136888643"],"abstract_inverted_index":{"One":[0],"of":[1,23,101,109],"the":[2,24,36,99],"common":[3],"methods":[4,70],"for":[5,90],"system":[6,25],"behavior":[7],"verification":[8],"and":[9,26,45,71,88,96,111],"performance":[10],"estimation":[11],"is":[12,31,65],"high-level":[13],"modeling":[14],"using":[15],"SystemC.":[16],"A":[17],"SystemC":[18,61,113],"design":[19,37],"represents":[20],"parallel":[21],"components":[22],"their":[27],"interconnections,":[28],"so":[29],"it":[30,106],"important":[32],"to":[33,56,73],"ensure":[34],"that":[35],"does":[38],"not":[39],"have":[40],"synchronization":[41],"errors:":[42],"deadlocks,":[43],"livelocks,":[44],"data":[46,57,75],"races.":[47],"In":[48],"this":[49],"paper":[50],"we":[51],"propose":[52],"a":[53,91],"novel":[54],"approach":[55,64,80,103],"races":[58],"detection":[59],"in":[60],"designs.":[62,114],"Our":[63],"based":[66],"on":[67,107],"static":[68],"analysis":[69],"allows":[72],"detect":[74],"race":[76],"errors":[77],"automatically.":[78],"The":[79],"provides":[81],"sound":[82],"results.":[83],"It":[84],"includes":[85],"special":[86],"approximations":[87],"heuristics":[89],"good":[92],"balance":[93],"between":[94],"scalability":[95],"precision.We":[97],"show":[98],"efficiency":[100],"our":[102],"by":[104],"evaluating":[105],"basis":[108],"artificial":[110],"real-world":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}