{"id":"https://openalex.org/W1978100243","doi":"https://doi.org/10.1109/ddecs.2013.6549782","title":"Exploring processor parallelism: Estimation methods and optimization strategies","display_name":"Exploring processor parallelism: Estimation methods and optimization strategies","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W1978100243","doi":"https://doi.org/10.1109/ddecs.2013.6549782","mag":"1978100243"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2013.6549782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.tue.nl/files/3953003/42284592230996.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046780999","display_name":"Roel Jordans","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. Jordans","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072361277","display_name":"Rosilde Corvino","orcid":"https://orcid.org/0000-0003-1311-8027"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"R. Corvino","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109220541","display_name":"L. J\u00f3\u017awiak","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Jozwiak","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081768631","display_name":"Henk Corporaal","orcid":"https://orcid.org/0000-0003-4506-5732"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"H. Corporaal","raw_affiliation_strings":["Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Eindhoven University of Technology, Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Eindhoven Univ. of Technol., Eindhoven, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9377106428146362},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8598209619522095},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.713305652141571},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.6623649001121521},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.6260020732879639},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5605202317237854},{"id":"https://openalex.org/keywords/data-parallelism","display_name":"Data parallelism","score":0.5121212005615234},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.45757269859313965},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4535062313079834},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.43501412868499756},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43412554264068604},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4202921390533447},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32329538464546204},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.2688192129135132},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.12913191318511963}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9377106428146362},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8598209619522095},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.713305652141571},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.6623649001121521},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.6260020732879639},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5605202317237854},{"id":"https://openalex.org/C61483411","wikidata":"https://www.wikidata.org/wiki/Q3124522","display_name":"Data parallelism","level":3,"score":0.5121212005615234},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.45757269859313965},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4535062313079834},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.43501412868499756},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43412554264068604},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4202921390533447},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32329538464546204},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2688192129135132},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.12913191318511963},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":10,"locations":[{"id":"doi:10.1109/ddecs.2013.6549782","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2013.6549782","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/fa69e810-a1e9-42fa-a9e3-92d88acabce7","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/fa69e810-a1e9-42fa-a9e3-92d88acabce7","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Jordans, R, Corvino, R, Jozwiak, L & Corporaal, H 2013, Exploring processor parallelism : estimation methods and optimization strategies. in Proceedings on the 16th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'13), 8-10 April 2013, Karlovy Vary, Czech Republic. Institute of Electrical and Electronics Engineers, Piscataway, conference; DDECS'13; 2013-04-08; 2013-04-10, 8/04/13. https://doi.org/10.1109/DDECS.2013.6549782","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.tue.nl:openaire/427bf316-e426-4e30-8cc0-c78de3ce5da8","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/427bf316-e426-4e30-8cc0-c78de3ce5da8","pdf_url":"https://research.tue.nl/files/3953003/42284592230996.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jordans, R, Corvino, R, Jozwiak, L & Corporaal, H 2013, 'Exploring processor parallelism : estimation methods and optimization strategies', International Journal of Microelectronics and Computer Science, vol. 4, no. 2, pp. 55-64.","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:770400","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=770400","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:770408","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=770408","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:2080-8755","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.705.4846","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.705.4846","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.es.ele.tue.nl/%7Erjordans/downloads/rjordans2013ijmcs.pdf","raw_type":"text"},{"id":"pmh:oai:library.tue.nl:770400","is_oa":false,"landing_page_url":"http://repository.tue.nl/770400","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null},{"id":"pmh:oai:library.tue.nl:770408","is_oa":false,"landing_page_url":"http://repository.tue.nl/770408","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:2080-8755","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/427bf316-e426-4e30-8cc0-c78de3ce5da8","is_oa":true,"landing_page_url":"https://research.tue.nl/nl/publications/427bf316-e426-4e30-8cc0-c78de3ce5da8","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Journal of Microelectronics and Computer Science, 4(2), 55 - 64","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:tue:oai:pure.tue.nl:publications/fa69e810-a1e9-42fa-a9e3-92d88acabce7","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/fa69e810-a1e9-42fa-a9e3-92d88acabce7","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings on the 16th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'13), 8-10 April 2013, Karlovy Vary, Czech Republic","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":{"id":"pmh:oai:pure.tue.nl:openaire/427bf316-e426-4e30-8cc0-c78de3ce5da8","is_oa":true,"landing_page_url":"https://research.tue.nl/en/publications/427bf316-e426-4e30-8cc0-c78de3ce5da8","pdf_url":"https://research.tue.nl/files/3953003/42284592230996.pdf","source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Jordans, R, Corvino, R, Jozwiak, L & Corporaal, H 2013, 'Exploring processor parallelism : estimation methods and optimization strategies', International Journal of Microelectronics and Computer Science, vol. 4, no. 2, pp. 55-64.","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7099999785423279,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1978100243.pdf","grobid_xml":"https://content.openalex.org/works/W1978100243.grobid-xml"},"referenced_works_count":29,"referenced_works":["https://openalex.org/W149621210","https://openalex.org/W1955471035","https://openalex.org/W1989435461","https://openalex.org/W2002374396","https://openalex.org/W2014025946","https://openalex.org/W2060883173","https://openalex.org/W2093842169","https://openalex.org/W2096668145","https://openalex.org/W2097229901","https://openalex.org/W2100097836","https://openalex.org/W2100720213","https://openalex.org/W2114750404","https://openalex.org/W2119393363","https://openalex.org/W2123412205","https://openalex.org/W2125785581","https://openalex.org/W2129192659","https://openalex.org/W2134196168","https://openalex.org/W2151842079","https://openalex.org/W2157758640","https://openalex.org/W2160588884","https://openalex.org/W2165892109","https://openalex.org/W2611703827","https://openalex.org/W3141208835","https://openalex.org/W4233698415","https://openalex.org/W6606154508","https://openalex.org/W6640917565","https://openalex.org/W6665558391","https://openalex.org/W6677854141","https://openalex.org/W6683679635"],"related_works":["https://openalex.org/W2164026451","https://openalex.org/W2123760103","https://openalex.org/W2611818882","https://openalex.org/W4250004442","https://openalex.org/W1481647668","https://openalex.org/W1535590766","https://openalex.org/W2145303974","https://openalex.org/W1978100243","https://openalex.org/W2148099609","https://openalex.org/W2550704329"],"abstract_inverted_index":{"Former":[0],"research":[1],"on":[2,10,30,36,95],"automatic":[3],"exploration":[4],"of":[5,19,40,88,108],"ASIP":[6],"architectures":[7,32],"mostly":[8],"focused":[9],"either":[11],"the":[12,17,38,55,74,90,105],"internal":[13],"memory":[14],"hierarchy,":[15],"or":[16],"addition":[18],"complex":[20],"custom":[21],"operations":[22],"to":[23],"RISC":[24],"based":[25],"architectures.":[26],"This":[27],"paper":[28],"focuses":[29],"VLIW":[31,44],"and,":[33],"more":[34],"specifically,":[35],"automating":[37],"selection":[39],"an":[41,109],"application":[42,112],"specific":[43],"issue-width.":[45],"An":[46],"accurate":[47],"and":[48,64,77],"efficient":[49],"issue-width":[50,92,120],"estimation":[51],"strongly":[52],"influences":[53],"all":[54],"important":[56],"processor":[57],"properties":[58],"(e.g.":[59],"processing":[60],"speed,":[61],"silicon":[62],"area,":[63],"power":[65],"consumption).":[66],"We":[67],"first":[68],"compare":[69],"different":[70],"methods":[71],"for":[72],"estimating":[73,89],"required":[75,91],"issue-width,":[76],"subsequently":[78],"introduce":[79],"a":[80],"new":[81],"force-based":[82],"parallelism":[83],"measure":[84],"which":[85],"is":[86],"capable":[87],"within":[93],"3%":[94],"average.":[96],"Moreover,":[97],"we":[98,101],"show":[99],"that":[100],"can":[102],"quickly":[103],"estimate":[104],"latency-parallelism":[106],"Pareto-front":[107],"example":[110],"ECG":[111],"with":[113],"less":[114],"than":[115],"10%":[116],"error":[117],"using":[118],"our":[119],"estimations.":[121]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}