{"id":"https://openalex.org/W2147097587","doi":"https://doi.org/10.1109/ddecs.2012.6219061","title":"Generation of non-overlapping clock signals without using a feedback loop","display_name":"Generation of non-overlapping clock signals without using a feedback loop","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2147097587","doi":"https://doi.org/10.1109/ddecs.2012.6219061","mag":"2147097587"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2012.6219061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2012.6219061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011608402","display_name":"Ronald Spilka","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"R. Spilka","raw_affiliation_strings":["Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050160664","display_name":"G. Hilber","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"G. Hilber","raw_affiliation_strings":["Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015509778","display_name":"Andreas Rauchenecker","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"A. Rauchenecker","raw_affiliation_strings":["Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112076906","display_name":"D. Gruber","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"D. Gruber","raw_affiliation_strings":["Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005090507","display_name":"Michael Sams","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"M. Sams","raw_affiliation_strings":["Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006530967","display_name":"Timm Ostermann","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"T. Ostermann","raw_affiliation_strings":["Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Johannes Kepler University, Institute for Integrated Circuits, 4040 Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5011608402"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":0.2017,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58292695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"223"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9793999791145325,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.6618282794952393},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6331450939178467},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6137062311172485},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6114519834518433},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.5919079780578613},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.561893880367279},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5132818222045898},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5048890709877014},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4412732422351837},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4295434057712555},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.42545372247695923},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4245014488697052},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20310968160629272},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1384812593460083},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11905819177627563},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08499187231063843},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.07344228029251099}],"concepts":[{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.6618282794952393},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6331450939178467},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6137062311172485},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6114519834518433},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.5919079780578613},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.561893880367279},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5132818222045898},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5048890709877014},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4412732422351837},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4295434057712555},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.42545372247695923},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4245014488697052},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20310968160629272},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1384812593460083},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11905819177627563},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08499187231063843},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.07344228029251099},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2012.6219061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2012.6219061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W433903120","https://openalex.org/W2493934493"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W2001020839","https://openalex.org/W1506442459","https://openalex.org/W2174922170","https://openalex.org/W2090237663","https://openalex.org/W2169622190","https://openalex.org/W331180034","https://openalex.org/W2147595938","https://openalex.org/W853533475"],"abstract_inverted_index":{"Within":[0],"the":[1,28,35,55,59],"field":[2],"of":[3,11,30,37,48],"delta-sigma":[4],"modulators":[5],"utilizing":[6],"switched-capacitor":[7],"structures":[8],"it":[9],"is":[10,43,46],"great":[12],"importance":[13],"to":[14,58],"use":[15],"non-overlapping":[16,38],"clocks.":[17],"The":[18],"circuit":[19,42],"presented":[20],"in":[21],"this":[22],"document":[23],"generates":[24],"these":[25],"signals":[26,52],"without":[27],"need":[29],"feedback":[31],"loops.":[32],"To":[33],"verify":[34],"timing":[36],"clocks,":[39],"an":[40],"integrated":[41],"introduced":[44],"that":[45],"capable":[47],"sampling":[49],"fast":[50],"clock":[51],"and":[53],"forwards":[54],"processed":[56],"data":[57],"measurement":[60],"equipment.":[61]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}