{"id":"https://openalex.org/W2036010444","doi":"https://doi.org/10.1109/ddecs.2012.6219023","title":"A low-overhead monitoring ring interconnect for MPSoC parameter optimization","display_name":"A low-overhead monitoring ring interconnect for MPSoC parameter optimization","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2036010444","doi":"https://doi.org/10.1109/ddecs.2012.6219023","mag":"2036010444"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2012.6219023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2012.6219023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081212174","display_name":"Abdelmajid Bouajila","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdelmajid Bouajila","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055755030","display_name":"Abdallah Lakhtel","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Abdallah Lakhtel","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049228228","display_name":"Johannes Zeppenfeld","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Johannes Zeppenfeld","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005732789","display_name":"Walter Stechele","orcid":"https://orcid.org/0000-0002-7455-8483"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Walter Stechele","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012521962","display_name":"Andreas Herkersdorf","orcid":null},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Herkersdorf","raw_affiliation_strings":["Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitat Munchen, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]},{"raw_affiliation_string":"Institute for Integrated Systems, Technische Universitaet Muenchen, Arcisstr. 21, Munich 80290, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2498,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.59822008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"41","issue":null,"first_page":"46","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8533307313919067},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7273890376091003},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.709667980670929},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6876533031463623},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6362100839614868},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5267574191093445},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49973273277282715},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.49374279379844666},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.46359390020370483},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.451425701379776},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4029369056224823},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09916135668754578},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07955095171928406}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8533307313919067},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7273890376091003},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.709667980670929},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6876533031463623},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6362100839614868},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5267574191093445},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49973273277282715},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.49374279379844666},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.46359390020370483},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.451425701379776},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4029369056224823},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09916135668754578},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07955095171928406},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2012.6219023","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2012.6219023","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1971670074","https://openalex.org/W1976366480","https://openalex.org/W1981410431","https://openalex.org/W2107534566","https://openalex.org/W2116295078","https://openalex.org/W2130827443","https://openalex.org/W2138052574","https://openalex.org/W3148719811","https://openalex.org/W4248306597"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W3146394219","https://openalex.org/W2157008728","https://openalex.org/W2016942572"],"abstract_inverted_index":{"MPSoCs":[0],"need":[1],"to":[2,8,39],"integrate":[3],"self-x":[4,25],"properties":[5,26],"in":[6,21,27,65,70,92,95],"order":[7],"get":[9],"rid":[10],"of":[11],"the":[12,48],"worst-case":[13],"design":[14],"style":[15],"which":[16,35],"is":[17,29,88],"no":[18],"longer":[19],"affordable":[20],"large":[22],"SoCs.":[23],"Integrating":[24],"SoCs":[28],"possible":[30],"through":[31],"a":[32,55,89],"monitoring":[33],"interconnect":[34,57,78],"carries":[36],"monitor":[37],"information":[38],"evaluators":[40],"that":[41,45,75],"decide":[42],"on":[43],"actions":[44],"will":[46],"tune":[47],"SoC":[49,59],"operation":[50],"mode.":[51],"We":[52,61],"have":[53,62],"designed":[54],"customized":[56,77],"for":[58],"monitoring/actuation.":[60],"implemented":[63],"it":[64,69],"VHDL":[66],"and":[67,84,87],"tested":[68],"FPGA.":[71],"The":[72],"prototype":[73],"proved":[74],"this":[76],"provides":[79],"good":[80],"results":[81],"regarding":[82],"latency":[83],"area":[85],"overheads":[86],"key":[90],"component":[91],"enabling":[93],"self-optimization":[94],"our":[96],"FPGA":[97],"MPSoC":[98],"prototype.":[99]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}