{"id":"https://openalex.org/W2151333818","doi":"https://doi.org/10.1109/ddecs.2012.6219009","title":"Vertical Slit Transistor based Integrated Circuits (VeSTICs)","display_name":"Vertical Slit Transistor based Integrated Circuits (VeSTICs)","publication_year":2012,"publication_date":"2012-04-01","ids":{"openalex":"https://openalex.org/W2151333818","doi":"https://doi.org/10.1109/ddecs.2012.6219009","mag":"2151333818"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2012.6219009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2012.6219009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109012607","display_name":"Andrzej Pfitzner","orcid":null},"institutions":[{"id":"https://openalex.org/I108403487","display_name":"Warsaw University of Technology","ror":"https://ror.org/00y0xnp53","country_code":"PL","type":"education","lineage":["https://openalex.org/I108403487"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Andrzej Pfitzner","raw_affiliation_strings":["Warsaw University of Technology, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Warsaw University of Technology, Poland","institution_ids":["https://openalex.org/I108403487"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5109012607"],"corresponding_institution_ids":["https://openalex.org/I108403487"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9836000204086304,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7474170327186584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6206451654434204},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5278111696243286},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.48375463485717773},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.4814264476299286},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4768078029155731},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.4731239676475525},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.45656025409698486},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4311612546443939},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42242109775543213},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3289712071418762},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32240599393844604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2602924704551697},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.2210252583026886},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19643151760101318},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.18102103471755981},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17933228611946106},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.17178115248680115},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.1714710295200348},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11796408891677856}],"concepts":[{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7474170327186584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6206451654434204},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5278111696243286},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.48375463485717773},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.4814264476299286},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4768078029155731},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.4731239676475525},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.45656025409698486},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4311612546443939},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42242109775543213},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3289712071418762},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32240599393844604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2602924704551697},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.2210252583026886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19643151760101318},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.18102103471755981},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17933228611946106},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.17178115248680115},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.1714710295200348},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11796408891677856},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2012.6219009","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2012.6219009","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1970433854","https://openalex.org/W2023867642","https://openalex.org/W1905852083","https://openalex.org/W575709247","https://openalex.org/W113996306","https://openalex.org/W81589881","https://openalex.org/W2479684317","https://openalex.org/W3215142653","https://openalex.org/W1487051936","https://openalex.org/W4389045579"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"Vertical":[4,95],"slit":[5,32],"3D":[6],"device":[7],"architecture,":[8],"proposed":[9],"by":[10,16,116],"W.":[11],"Maly,":[12],"can":[13,107],"be":[14],"shared":[15],"a":[17,25,92],"variety":[18],"of":[19,22,58,75,89],"different":[20],"types":[21],"transistors":[23],"including":[24],"new":[26,44,60,103],"junctionless":[27],"N-channel":[28],"and":[29,122],"P-channel":[30],"vertical":[31],"FET":[33],"(VeSFET).":[34],"VeSFETs":[35,90],"have":[36],"two":[37],"symmetrical":[38],"independent":[39],"gates":[40],"that":[41],"provide":[42],"many":[43],"circuit":[45],"level":[46],"opportunities":[47],"e.g.":[48],"in":[49],"energy":[50],"conservation":[51],"domain,":[52],"unavailable":[53],"otherwise.":[54],"The":[55],"key":[56],"feature":[57],"the":[59],"architecture":[61],"is":[62,91],"its":[63],"extreme":[64],"regularity,":[65],"which":[66],"promotes":[67],"highly":[68],"repetitive":[69],"layouts,":[70],"constructed":[71],"with":[72,120],"small":[73],"number":[74],"massively":[76],"replicated":[77],"simple":[78],"geometrical":[79],"patterns":[80],"vastly":[81],"simplifying":[82],"critical":[83],"lithography":[84],"steps.":[85],"A":[86],"single":[87],"layer":[88],"canvas":[93],"for":[94],"Slit":[96],"Transistor":[97],"based":[98],"Integrated":[99],"Circuits":[100],"(VeSTICs).":[101],"Proposed":[102],"IC":[104],"design/manufacturing":[105],"paradigm":[106],"deliver":[108],"high":[109],"manufacturing":[110],"efficiency":[111],"(as":[112],"has":[113],"been":[114],"achieved":[115],"memory":[117],"producers)":[118],"combined":[119],"fast":[121],"inexpensive":[123],"design.":[124]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}