{"id":"https://openalex.org/W2171177058","doi":"https://doi.org/10.1109/ddecs.2011.5783136","title":"Minimal physical resource allocation of pi-calculus schedules to dynamically reconfigurable platforms","display_name":"Minimal physical resource allocation of pi-calculus schedules to dynamically reconfigurable platforms","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2171177058","doi":"https://doi.org/10.1109/ddecs.2011.5783136","mag":"2171177058"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076505514","display_name":"Andr\u00e9 Seffrin","orcid":null},"institutions":[{"id":"https://openalex.org/I4210135606","display_name":"National Research Center for Applied Cybersecurity ATHENE","ror":"https://ror.org/0378v2g76","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210135606"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Andre Seffrin","raw_affiliation_strings":["Center for Advanced Security Research Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Center for Advanced Security Research Darmstadt, Germany","institution_ids":["https://openalex.org/I4210135606"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109870848","display_name":"Sorin A. Huss","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sorin A. Huss","raw_affiliation_strings":["Integrated Circuits and Systems Laboratory, Technische Universit\u00e4t Darmstadt, Germany"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits and Systems Laboratory, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076505514"],"corresponding_institution_ids":["https://openalex.org/I4210135606"],"apc_list":null,"apc_paid":null,"fwci":0.6277,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.71309811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"457","last_page":"462"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9662444591522217},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7668603658676147},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6813266277313232},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6419357061386108},{"id":"https://openalex.org/keywords/process-calculus","display_name":"Process calculus","score":0.6146582961082458},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.45032042264938354},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.44904011487960815},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44093233346939087},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2665987014770508},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.24182268977165222},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10504654049873352}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9662444591522217},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7668603658676147},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6813266277313232},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6419357061386108},{"id":"https://openalex.org/C161771561","wikidata":"https://www.wikidata.org/wiki/Q1970286","display_name":"Process calculus","level":2,"score":0.6146582961082458},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.45032042264938354},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.44904011487960815},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44093233346939087},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2665987014770508},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.24182268977165222},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10504654049873352},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783136","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783136","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1489800325","https://openalex.org/W1560340731","https://openalex.org/W1742283514","https://openalex.org/W1823959354","https://openalex.org/W2008838944","https://openalex.org/W2077600026","https://openalex.org/W2100653580","https://openalex.org/W2105721797","https://openalex.org/W2116007667","https://openalex.org/W2148583999","https://openalex.org/W2157054705","https://openalex.org/W3138564449","https://openalex.org/W4243137489","https://openalex.org/W6681902826","https://openalex.org/W6880465844"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W1574948540","https://openalex.org/W2103526090"],"abstract_inverted_index":{"Dynamic":[0],"partial":[1,55,79],"reconfiguration":[2,5,26,80],"enables":[3],"the":[4,23,34,50,93,106,110,119,133,137,140],"of":[6,25,36,49,90,95,114,139],"hardware":[7,96],"devices":[8],"at":[9],"run-time,":[10],"which":[11,28],"saves":[12],"resources,":[13],"but":[14,69],"introduces":[15],"additional":[16],"design":[17,94],"complexity.":[18],"Various":[19],"methods":[20],"exist":[21],"for":[22,33,52,65,77,92,118],"specification":[24],"schedules,":[27],"are":[29,40],"either":[30],"too":[31],"simple":[32],"description":[35],"complex":[37],"processes,":[38],"or":[39],"inherently":[41],"difficult":[42],"to":[43,86,100,104,135],"verify.":[44],"We":[45],"employ":[46],"a":[47,60,74,115,126],"variant":[48],"\u03c0-calculus":[51,58],"modelling":[53,66],"dynamic":[54,78],"reconfiguration.":[56],"The":[57],"is":[59],"process":[61],"algebra":[62],"originally":[63],"constructed":[64],"communicating":[67],"systems,":[68,97],"can":[70,122],"be":[71,101,123],"repurposed":[72],"as":[73],"scheduling":[75,91],"method":[76],"on":[81,109],"FPGA":[82],"devices.":[83],"In":[84],"order":[85],"apply":[87],"this":[88],"type":[89],"it":[98],"has":[99],"determined":[102],"how":[103],"allocate":[105],"scheduled":[107],"tasks":[108],"device.":[111],"By":[112],"use":[113],"verification":[116],"tool":[117],"\u03c0-calculus,":[120],"constraints":[121,131],"extracted":[124],"from":[125],"given":[127],"system":[128],"specification.":[129],"These":[130],"form":[132],"basis":[134],"derive":[136],"placement":[138],"reconfigurable":[141],"areas":[142],"in":[143],"an":[144],"automatic":[145],"fashion.":[146]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}