{"id":"https://openalex.org/W2079019372","doi":"https://doi.org/10.1109/ddecs.2011.5783108","title":"A memetic algorithm for computing 3D capacitance in multiconductor VLSI circuits","display_name":"A memetic algorithm for computing 3D capacitance in multiconductor VLSI circuits","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2079019372","doi":"https://doi.org/10.1109/ddecs.2011.5783108","mag":"2079019372"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003130251","display_name":"Yiorgos I. Bontzios","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Yiorgos I. Bontzios","raw_affiliation_strings":["Department of Electrical & Computer Eng., Aristotle University of Thessaloniki, Thessaloniki, Greece","[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Eng., Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060678776","display_name":"Michael G. Dimopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I77990126","display_name":"Alexander Technological Educational Institute of Thessaloniki","ror":"https://ror.org/04h36ea57","country_code":"GR","type":"education","lineage":["https://openalex.org/I77990126"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael G. Dimopoulos","raw_affiliation_strings":["Department of Electronics, Alexander Technological Educational Institute of Thessaloniki, Thessaloniki, Greece","[Dept. of Electronics, Alexander Technological Educational Inst. of Thessaloniki, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Electronics, Alexander Technological Educational Institute of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I77990126"]},{"raw_affiliation_string":"[Dept. of Electronics, Alexander Technological Educational Inst. of Thessaloniki, Greece]","institution_ids":["https://openalex.org/I77990126"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis A. Hatzopoulos","raw_affiliation_strings":["Department of Electrical & Computer Eng., Aristotle University of Thessaloniki, Thessaloniki, Greece","[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Eng., Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Greece]","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003130251"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.61902553,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"32","issue":null,"first_page":"341","last_page":"346"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memetic-algorithm","display_name":"Memetic algorithm","score":0.8199461698532104},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7792794704437256},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.7498319149017334},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.5751012563705444},{"id":"https://openalex.org/keywords/finite-element-method","display_name":"Finite element method","score":0.568892776966095},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.558210551738739},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48198002576828003},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45584434270858765},{"id":"https://openalex.org/keywords/electrical-conductor","display_name":"Electrical conductor","score":0.4443264603614807},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.435558021068573},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39746394753456116},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18493503332138062},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16903072595596313},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.10020211338996887},{"id":"https://openalex.org/keywords/local-search","display_name":"Local search (optimization)","score":0.09960195422172546},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09747382998466492}],"concepts":[{"id":"https://openalex.org/C35129592","wikidata":"https://www.wikidata.org/wiki/Q324793","display_name":"Memetic algorithm","level":3,"score":0.8199461698532104},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7792794704437256},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.7498319149017334},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.5751012563705444},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.568892776966095},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.558210551738739},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48198002576828003},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45584434270858765},{"id":"https://openalex.org/C202374169","wikidata":"https://www.wikidata.org/wiki/Q124291","display_name":"Electrical conductor","level":2,"score":0.4443264603614807},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.435558021068573},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39746394753456116},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18493503332138062},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16903072595596313},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.10020211338996887},{"id":"https://openalex.org/C135320971","wikidata":"https://www.wikidata.org/wiki/Q1868524","display_name":"Local search (optimization)","level":2,"score":0.09960195422172546},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09747382998466492},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783108","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783108","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W315413564","https://openalex.org/W1560399833","https://openalex.org/W1947393338","https://openalex.org/W1970166378","https://openalex.org/W1980438969","https://openalex.org/W2080820458","https://openalex.org/W2097638950","https://openalex.org/W2103824233","https://openalex.org/W2104861525","https://openalex.org/W2119081900","https://openalex.org/W2125098229","https://openalex.org/W2125788370","https://openalex.org/W2142992648","https://openalex.org/W2147278394","https://openalex.org/W2163051476","https://openalex.org/W2171652615","https://openalex.org/W6633422000"],"related_works":["https://openalex.org/W2010336970","https://openalex.org/W4205193211","https://openalex.org/W3034364924","https://openalex.org/W3196925172","https://openalex.org/W3091613133","https://openalex.org/W2102350580","https://openalex.org/W337252817","https://openalex.org/W2095999126","https://openalex.org/W2127516144","https://openalex.org/W2532904897"],"abstract_inverted_index":{"A":[0],"memetic":[1],"algorithm":[2],"for":[3,50],"computing":[4],"the":[5,30,65,75,86,90,94,102,105],"capacitance":[6,71],"coupling":[7],"in":[8,17,82],"Very":[9],"Large":[10],"Scale":[11],"Integrated":[12],"(VLSI)":[13],"circuits":[14],"is":[15,22,34,58,78],"presented":[16,49],"this":[18],"work.":[19],"The":[20,70],"method":[21,31,57,77],"based":[23],"on":[24],"an":[25,39],"approximate":[26],"extended":[27],"version":[28],"of":[29,32,44,104],"images,":[33],"general":[35],"and":[36,42],"applicable":[37],"to":[38,80],"arbitrary":[40],"geometry":[41],"configuration":[43],"conductors.":[45],"Simulation":[46],"results":[47],"are":[48],"several":[51],"practical":[52],"case":[53],"studies":[54],"where":[55],"our":[56],"compared":[59],"with":[60,85,93],"a":[61],"commercial":[62,91],"tool":[63,92],"employing":[64],"Finite":[66],"Element":[67],"Method":[68],"(FEM).":[69],"value":[72,87],"computed":[73],"by":[74,89],"proposed":[76,106],"shown":[79],"be":[81],"close":[83],"agreement":[84],"obtained":[88],"average":[95],"difference":[96],"kept":[97],"below":[98],"3%,":[99],"thus":[100],"revealing":[101],"efficiency":[103],"scheme.":[107]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}