{"id":"https://openalex.org/W2118921923","doi":"https://doi.org/10.1109/ddecs.2011.5783093","title":"Abstract modeling and simulation based selective estimation","display_name":"Abstract modeling and simulation based selective estimation","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2118921923","doi":"https://doi.org/10.1109/ddecs.2011.5783093","mag":"2118921923"},"language":"en","primary_location":{"id":"doi:10.1109/ddecs.2011.5783093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031509645","display_name":"Yaseen Zaidi","orcid":"https://orcid.org/0000-0002-9735-8855"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Yaseen Zaidi","raw_affiliation_strings":["Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","Institute of Computer Technology, Vienna University of Technology, A-1040, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute of Computer Technology, Vienna University of Technology, A-1040, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062150810","display_name":"Sumit Adhikari","orcid":null},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Sumit Adhikari","raw_affiliation_strings":["Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","Institute of Computer Technology, Vienna University of Technology, A-1040, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute of Computer Technology, Vienna University of Technology, A-1040, Austria","institution_ids":["https://openalex.org/I145847075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103027575","display_name":"Christoph Grimm","orcid":"https://orcid.org/0000-0002-5930-7563"},"institutions":[{"id":"https://openalex.org/I145847075","display_name":"TU Wien","ror":"https://ror.org/04d836q62","country_code":"AT","type":"education","lineage":["https://openalex.org/I145847075"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Christoph Grimm","raw_affiliation_strings":["Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","Institute of Computer Technology, Vienna University of Technology, A-1040, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Computer Technology, University of Technology, Vienna, Vienna, Austria","institution_ids":["https://openalex.org/I145847075"]},{"raw_affiliation_string":"Institute of Computer Technology, Vienna University of Technology, A-1040, Austria","institution_ids":["https://openalex.org/I145847075"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5031509645"],"corresponding_institution_ids":["https://openalex.org/I145847075"],"apc_list":null,"apc_paid":null,"fwci":1.0075,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78467118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"275","last_page":"278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.8392145037651062},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8130074143409729},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.7891206741333008},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6819514036178589},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.6130449175834656},{"id":"https://openalex.org/keywords/model-of-computation","display_name":"Model of computation","score":0.5924146771430969},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5833466053009033},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5351717472076416},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5233204364776611},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.44661420583724976},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.4148523211479187},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40942442417144775},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3299647867679596},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32723650336265564},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2937842309474945},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29373401403427124},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16538435220718384},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.09094056487083435}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.8392145037651062},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8130074143409729},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.7891206741333008},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6819514036178589},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.6130449175834656},{"id":"https://openalex.org/C184596265","wikidata":"https://www.wikidata.org/wiki/Q2651576","display_name":"Model of computation","level":3,"score":0.5924146771430969},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5833466053009033},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5351717472076416},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5233204364776611},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.44661420583724976},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.4148523211479187},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40942442417144775},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3299647867679596},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32723650336265564},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2937842309474945},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29373401403427124},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16538435220718384},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.09094056487083435},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ddecs.2011.5783093","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ddecs.2011.5783093","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1542768242","https://openalex.org/W2002748826","https://openalex.org/W2091158003","https://openalex.org/W2101508170","https://openalex.org/W2103137327","https://openalex.org/W2120431055","https://openalex.org/W2126173506","https://openalex.org/W2143798838","https://openalex.org/W2179825846","https://openalex.org/W4239229050","https://openalex.org/W6605254786","https://openalex.org/W6675907598"],"related_works":["https://openalex.org/W1572523360","https://openalex.org/W2100229967","https://openalex.org/W1525398417","https://openalex.org/W2105118350","https://openalex.org/W2118921923","https://openalex.org/W1576344679","https://openalex.org/W2140071476","https://openalex.org/W784549587","https://openalex.org/W2769686781","https://openalex.org/W2129507948"],"abstract_inverted_index":{"SystemC":[0],"AMS":[1],"offers":[2],"high":[3],"abstraction":[4],"and":[5,12,24,43],"simulation":[6],"speed":[7],"through":[8],"models":[9],"of":[10],"computation":[11],"language":[13],"features":[14],"such":[15,30],"as":[16],"static":[17],"scheduling,":[18],"constant":[19],"time":[20],"stepping,":[21],"linear":[22],"solver":[23],"dataflow":[25],"paradigm.":[26],"We":[27],"demonstrate":[28],"that":[29,62],"rich":[31],"expressiveness":[32],"can":[33,67],"render":[34],"non-ideal":[35],"behavior":[36],"in":[37],"system":[38,46,70],"level":[39,47,54,71],"description.":[40],"Design":[41],"exploration":[42],"refinement":[44],"from":[45],"down":[48],"to":[49],"cycle":[50],"accurate":[51],"or":[52],"circuit":[53],"is":[55,61],"also":[56],"demonstrated.":[57],"The":[58],"main":[59],"contribution":[60],"the":[63],"fine":[64],"grain":[65],"characterization":[66],"start":[68],"at":[69],"design.":[72]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}